EEWORLDEEWORLDEEWORLD

Part Number

Search

342MI-XXT

Description
Clock Generator, 200MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size214KB,9 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

342MI-XXT Overview

Clock Generator, 200MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8

342MI-XXT Parametric

Parameter NameAttribute value
Parts packaging codeSOIC
package instruction0.150 INCH, SOIC-8
Contacts8
Reach Compliance Codeunknow
ECCN codeEAR99
JESD-30 codeR-PDSO-G8
JESD-609 codee0
length4.9 mm
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency200 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Master clock/crystal nominal frequency50 MHz
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage3.45 V
Minimum supply voltage3.15 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
width3.9 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
DATASHEET
FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER
ICS342
Description
The ICS342 is a low cost, dual-output, field programmable
clock synthesizer. The ICS342 can generate two output
frequencies from 250 kHz to 200 MHz, using up to two
independently configurable PLLs. The outputs may employ
Spread Spectrum techniques to reduce system
electro-magnetic interference (EMI).
Using ICS’ VersaClock
TM
software to configure the PLL and
output, the ICS342 contains a One-Time Programmable
(OTP) ROM to allow field programmability. Programming
features include 2 selectable configuration registers. Using
Phase-Locked Loop (PLL) techniques, the device runs from
a standard fundamental mode, inexpensive crystal, or
clock. It can replace multiple crystals and oscillators, saving
board space and cost.
The device also has a power down feature that tri-states the
clock outputs and turns off the PLLs when the PDTS pin is
taken low.
The ICS342 is also available in factory programmed custom
versions for high-volume applications.
Features
8-pin SOIC package
Highly accurate frequency generation
M/N Multiplier PLL: M = 1...2048, N = 1...1024
Output clock frequencies up to 200 MHz
Two ROM locations for frequency and spread selection
Spread spectrum capability for lower system EMI
Center or Down Spread up to 4% total
Selectable 32 kHz or 120 kHz modulation
Input crystal frequency from 5 to 27 MHz
Input clock frequency from 2 to 50 MHz
Operating voltage of 3.3 V
Advanced, low power CMOS process
For one output clock, use the ICS341. For three output
clocks, see the ICS343. For more than three outputs, see
the ICS345 or ICS348.
Available in Pb (lead) free packaging
NOTE: EOL for non-green parts to occur on 5/13/10
per PDN U-09-01
Block Diagram
VDD
SEL
Crystal or
clock input
X1/ICLK
OTP ROM
with PLL
Divider
Values
CLK1
PLL Clock Synthesis,
Spred Spectrum and
Control Circuitry
Crystal
Oscillator
X2
External capacitors are
required with a crystal input.
CLK2
GND
PDTS (both outputs and PLL)
IDT™ / ICS™
FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER 1
ICS342
REV L 092109

342MI-XXT Related Products

342MI-XXT 342MI-XX 342M-XXT 342MPT 342M-XX
Description Clock Generator, 200MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8 Clock Generator, 200MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8 Clock Generator, 200MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8 Clock Generator, 200MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8 Clock Generator, 200MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8
Parts packaging code SOIC SOIC SOIC SOIC SOIC
package instruction 0.150 INCH, SOIC-8 0.150 INCH, SOIC-8 0.150 INCH, SOIC-8 0.150 INCH, SOIC-8 0.150 INCH, SOIC-8
Contacts 8 8 8 8 8
Reach Compliance Code unknow unknown unknown not_compliant unknow
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99
JESD-30 code R-PDSO-G8 R-PDSO-G8 R-PDSO-G8 R-PDSO-G8 R-PDSO-G8
JESD-609 code e0 e3 e3 e0 e0
length 4.9 mm 4.9 mm 4.9 mm 4.9 mm 4.9 mm
Number of terminals 8 8 8 8 8
Maximum operating temperature 85 °C 85 °C 85 °C 70 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C - -40 °C
Maximum output clock frequency 200 MHz 200 MHz 200 MHz 200 MHz 200 MHz
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP SOP SOP SOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
Master clock/crystal nominal frequency 50 MHz 50 MHz 50 MHz 50 MHz 50 MHz
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.75 mm 1.75 mm 1.75 mm 1.75 mm 1.75 mm
Maximum supply voltage 3.45 V 3.45 V 3.45 V 3.45 V 3.45 V
Minimum supply voltage 3.15 V 3.15 V 3.15 V 3.15 V 3.15 V
Nominal supply voltage 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL COMMERCIAL INDUSTRIAL
Terminal surface TIN LEAD MATTE TIN MATTE TIN Tin/Lead (Sn85Pb15) TIN LEAD
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL
width 3.9 mm 3.9 mm 3.9 mm 3.9 mm 3.9 mm
uPs/uCs/peripheral integrated circuit type CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER
Base Number Matches 1 1 1 - -
Maker - IDT (Integrated Device Technology) - IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Portable health monitor for the elderly
Portable health monitor for the elderly1. Introduction Name: Portable health monitor for the elderly Function introduction: This design uses RSL10-002GEVB board as the main board, RSL10-SENSE-DB-GEVK ...
物联创客 onsemi and Avnet IoT Innovation Design Competition
Laser diode module testing (Part 2)
Inflection point test / linearity test This test verifies the proportional relationship between the drive current IF and the output light intensity L shown in Figure 1. The drive current IF and the ou...
Jack_ma Test/Measurement
Preventing FPGA Design Piracy: Cost-effective Authentication Solution Effectively Protects SRAM-Based FPGA Design IP
Over the past 20 years, FPGAs (field programmable gate arrays) have evolved from prototyping tools to flexible solutions for consumer and industrial applications. As FPGA logic complexity has increase...
eeleader FPGA/CPLD
Looking for information on active crystal oscillators
Does anyone know about active crystal oscillators and voltage-controlled crystal oscillators? Please tell me the circuit connection around active crystal oscillators and how much voltage they output; ...
heningbo Analog electronics
[Repost] My Journey into Embedded Systems
The topic of prefaceis very big, which makes people feel that I seem to be very successful, but it is not true. In fact, my level is not high, or even very low, but I have gone through some twists and...
liqin3004 Embedded System
About the problem of stm8 driver 12864
/* MAIN.C file * * Copyright (c) 2002-2005 STMicroelectronics */ //#include"stm8s.h" #include"stm8s105s4.h" #include"stdio.h" #define uchar unsigned char #define uint unsigned int _Bool LCD_RS @PC_ODR...
d907814868 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2886  593  2375  2570  2378  59  12  48  52  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号