EEWORLDEEWORLDEEWORLD

Part Number

Search

HSMP-389E-TR1G

Description
100V, SILICON, PIN DIODE, LEAD FREE PACKAGE-3
CategoryDiscrete semiconductor    diode   
File Size283KB,13 Pages
ManufacturerAVAGO
Websitehttp://www.avagotech.com/
Environmental Compliance
Download Datasheet Parametric View All

HSMP-389E-TR1G Online Shopping

Suppliers Part Number Price MOQ In stock  
HSMP-389E-TR1G - - View Buy Now

HSMP-389E-TR1G Overview

100V, SILICON, PIN DIODE, LEAD FREE PACKAGE-3

HSMP-389E-TR1G Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAVAGO
package instructionR-PDSO-G3
Contacts3
Reach Compliance Codecompliant
ECCN codeEAR99
applicationSWITCHING
Minimum breakdown voltage100 V
ConfigurationCOMMON ANODE, 2 ELEMENTS
Maximum diode capacitance0.3 pF
Nominal diode capacitance0.2 pF
Diode component materialsSILICON
Maximum diode forward resistance2.5 Ω
Diode resistance test current1 mA
Diode resistance test frequency100 MHz
Diode typePIN DIODE
JESD-30 codeR-PDSO-G3
JESD-609 codee3
Minority carrier nominal lifetime0.2 µs
Humidity sensitivity level1
Number of components2
Number of terminals3
Maximum operating temperature150 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Reverse test voltage5 V
surface mountYES
technologyPOSITIVE-INTRINSIC-NEGATIVE
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Base Number Matches1
HSMP-389x Series, HSMP-489x Series
Surface Mount RF PIN Switch Diodes
Data Sheet
Description/Applications
The HSMP-389x series is optimized for switching appli-
cations where low resistance at low current and low ca-
pacitance are required. The HSMP-489x series products
feature ultra low parasitic inductance. These products
are specifically designed for use at frequencies which
are much higher than the upper limit for conventional
PIN diodes.
Features
Unique Configurations in Surface Mount Packages
– Add Flexibility
– Save Board Space
– Reduce Cost
Switching
– Low Capacitance
– Low Resistance at Low Current
Low Failure in Time (FIT) Rate
[1]
Pin Connections and Package Marking
1
6
Matched Diodes for Consistent Performance
Better Thermal Conductivity for Higher Power
Dissipation
Lead-free
Note:
1. For more information see the Surface Mount PIN Reliability Data
Sheet.
GUx
2
3
5
4
Notes:
1. Package marking provides orientation, identification, and date
code.
2. See “Electrical Specifications” for appropriate package marking.

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2171  97  2813  956  961  44  2  57  20  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号