EEWORLDEEWORLDEEWORLD

Part Number

Search

86130142223258E1LF

Description
Board Connector
CategoryThe connector    The connector   
File Size100KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

86130142223258E1LF Overview

Board Connector

86130142223258E1LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1315938652
Reach Compliance Codeunknown
ECCN codeEAR99
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD OVER NICKEL/GOLD FLASH OVER PALLADIUM NICKEL
Contact completed and terminatedPURE MATTE TIN OVER NICKEL
Contact materialCOPPER ALLOY
JESD-609 codee3
Manufacturer's serial number8613
PDS: Rev :G
STATUS:Released
Printed: May 08, 2013
My Six Years in College (Original by MCU Master Guo Tianxiang)
[font=宋体][size=10.5pt]Original work by MCU master Guo Tianxiang——[/size][/font][size=10.5pt][font=宋体][size=10.5pt]My six years in college[/size][/font][/size] [size=10.5pt] [/size]...
lyez192 MCU
Complete layout of a 4-bit carry-lookahead adder
Complete layout of a 4-bit carry-lookahead adder...
linda_xia Analog electronics
How to perform data operations under the wince operating system? (Symbol development)
My current device is WinCE 4.2 operating system, and the device is a symbol mc1000 data collector. In the past, I pulled data from SQL Server 2000 to SQLCE through RDA. Now I need to record the scanne...
jikingallwe Embedded System
Is it true that each generation is inferior to the previous one?
I was chatting with a teacher a few days ago, and he talked about his principle of recruiting graduate students: "boys are better than girls, those with siblings are better than only children, and tho...
向农 Talking about work
20 FAQs on Common Applications in Electronic Design Engineering.
A complete analysis of voltage reference and time reference voltage-to-frequency converters and other issues...
fighting Analog electronics
How to generate 2 pulses with phase difference?
clk_a_process :process begin clk_a <= '0'; wait for clk_a_period/2; clk_a <= '1'; wait for clk_a_period/2; end process; clk_b_process :process begin clk_b <= '0'; wait for clk_b_period/2; clk_b <= '1'...
scfor FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2639  2035  1523  1554  2234  54  41  31  32  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号