82V3001 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > 82V3001

Preview

82V3001: DescriptionWAN PLL WITH SINGLE REFERENCE INPUT; File Size335KB，27 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

82V3001 Overview

WAN PLL WITH SINGLE REFERENCE INPUT

Preview

Download Datasheet

View All

WAN PLL WITH SINGLE

REFERENCE INPUT

FEATURES

• Supports AT&T TR62411 and Telcordia GR-1244-CORE Stra-

tum 4 Enhanced and Stratum 4 timing for DS1 interfaces

• Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 tim-

ing for E1 interface

• Selectable input reference signal: 8 kHz, 1.544 MHz or 2.048

MHz

• Provides eight types of clock signals: C1.5o,

C3o,

C2o,

C4o,

C6o, C8o,

C16o

and

C32o

• Provides six types of 8 kHz framing pulses:

F0o,

F8o,

F16o,

F32o,

RSP and TSP

• Holdover frequency accuracy of 0.025 ppm

• Phase slope of 5 ns/125 µs

•

IDT82V3001A

Attenuates wander from 2.1 Hz

Fast Lock mode

Provides Time Interval Error (TIE) correction

MTIE of 600 ns

JTAG boundary scan

Holdover status indication

Freerun status indication

Normal status indication

Lock status indication

3.3 V operation with 5 V tolerant I/O

Package available: 56-pin SSOP

DESCRIPTION

The IDT82V3001A is a WAN PLL with single reference input. It

contains a Digital Phase-Locked Loop (DPLL), which generates ST-BUS

clocks and framing signals that are phase locked to a 2.048 MHz, 1.544

MHz or 8 kHz input reference.

The IDT82V3001A provides eight types of clock signals (C1.5o,

C3o,

C6o, C2o,

C4o,

C8o,

C16o, C32o)

and six types of framing signals (F0o,

F8o,

F16o, F32o,

RSP, TSP) for the multitrunk T1 and E1 primary rate

transmission links.

The IDT82V3001A is compliant with AT&T TR62411, Telcordia GR-

1244-CORE Stratum 4 Enhanced and Stratum 4, ETSI ETS 300 011. It

meets the jitter/wander tolerance, jitter/wander transfer, intrinsic jitter/

wander, frequency accuracy, capture range, phase change slope,

holdover frequency accuracy and MTIE (Maximum Time Interval Error)

requirements for these specifications.

The IDT82V3001A can be used in synchronization and timing control

for T1 and E1 systems, or used as ST-BUS clock and frame pulse

sources. It can also be used in access switch, access routers, ATM edge

switches, wireless base station controllers, or IADs (Integrated Access

Devices), PBXs and line cards.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

2003

Integrated Device Technology, Inc.

OCTOBER 22, 2003

DSC-6242/2

IDT82V3001A WAN PLL WITH SINGLE REFERENCE INPUT

INDUSTRIAL TEMPERATURE RANGE

TABLE OF CONTENTS

IDT82V3001A PIN CONFIGURATION........................................................................................................................... 6

PIN DESCRIPTION ........................................................................................................................................................ 7

FUNCTIONAL DESCRIPTION..................................................................................................................................... 10

3.1 State Control Circuit............................................................................................................................................. 10

3.1.1 Normal Mode ............................................................................................................................................11

3.1.2 Fast Lock Mode ........................................................................................................................................ 11

3.1.3 Holdover Mode ......................................................................................................................................... 11

3.1.4 Freerun Mode ........................................................................................................................................... 12

3.2 Frequency Select Circuit...................................................................................................................................... 12

3.3 Invalid Input Signal Detection .............................................................................................................................. 12

3.4 TIE Control Block................................................................................................................................................. 12

3.5 DPLL Block .......................................................................................................................................................... 13

3.5.1 Phase Detector (PHD) .............................................................................................................................. 14

3.5.2 Limiter ....................................................................................................................................................... 14

3.5.3 Loop Filter................................................................................................................................................. 14

3.5.4 Fraction Block ........................................................................................................................................... 14

3.5.5 Digital Control Oscillator (DCO)................................................................................................................ 14

3.5.6 Lock Indicator ........................................................................................................................................... 15

3.5.7 Output Interface ........................................................................................................................................ 15

3.6 OSC ..................................................................................................................................................................... 15

3.6.1 Clock Oscillator......................................................................................................................................... 15

3.7 JTAG.................................................................................................................................................................... 15

3.8 Reset Circuit ........................................................................................................................................................ 15

MEASURES OF PERFORMANCE .............................................................................................................................. 16

4.1 Intrinsic Jitter........................................................................................................................................................ 16

4.2 Jitter Tolerance .................................................................................................................................................... 16

4.3 Jitter Transfer....................................................................................................................................................... 16

4.4 Frequency Accuracy ............................................................................................................................................16

4.5 Holdover Accuracy............................................................................................................................................... 16

4.6 Capture Range .................................................................................................................................................... 16

4.7 Lock Range.......................................................................................................................................................... 16

4.8 Phase Slope ........................................................................................................................................................ 16

4.9 Time Interval Error (TIE) ...................................................................................................................................... 16

4.10 Maximum Time Interval Error (MTIE) .................................................................................................................. 16

4.11 Phase Continuity.................................................................................................................................................. 16

4.12 Phase Lock Time ................................................................................................................................................. 17

TEST SPECIFICATIONS ............................................................................................................................................. 18

5.1 AC Electrical Characteristics**............................................................................................................................. 19

TIMING CHARACTERISTICS...................................................................................................................................... 23

ORDERING INFORMATION ........................................................................................................................................ 27

IDT82V3001A WAN PLL WITH SINGLE REFERENCE INPUT

INDUSTRIAL TEMPERATURE RANGE

LIST OF FIGURES

Figure - 1

Figure - 2

Figure - 3

Figure - 4

Figure - 5

Figure - 6

Figure - 7

Figure - 8

Figure - 9

Figure - 10

Figure - 11

Figure - 12

Figure - 13

Figure - 14

Block Diagram .................................................................................................................................................. 2

IDT82V3001A SSOP56 Package Pin Assignment........................................................................................... 6

State Control Block......................................................................................................................................... 10

State Control Diagram.................................................................................................................................... 11

TIE Control Circuit Diagram ........................................................................................................................... 12

State Switch with TIE Control Block Enabled................................................................................................. 13

State Switch with TIE Control Block Disabled ................................................................................................ 13

DPLL Block Diagram ...................................................................................................................................... 14

Clock Oscillator Circuit ................................................................................................................................... 15

Power-Up Reset Circuit.................................................................................................................................. 15

Input to Output Timing (Normal Mode)........................................................................................................... 24

Output Timing 1.............................................................................................................................................. 25

Output Timing 2.............................................................................................................................................. 26

Input Control Setup and Hold Timing ............................................................................................................. 26

IDT82V3001A WAN PLL WITH SINGLE REFERENCE INPUT

INDUSTRIAL TEMPERATURE RANGE

LIST OF TABLES

Table - 1

Table - 2

Table - 3

Table - 4

Table - 5

Table - 6

Table - 7

Table - 8

Table - 9

Table - 10

Table - 11

Table - 12

Table - 13

Table - 14

Table - 15

Table - 16

Table - 17

Table - 18

Pin Description .................................................................................................................................................. 7

Operating Modes and Status...........................................................................................................................10

Input Reference Frequency Selection ............................................................................................................. 12

Absolute Maximum Ratings**.......................................................................................................................... 18

Recommended DC Operating Conditions** .................................................................................................... 18

DC Electrical Characteristics** ........................................................................................................................ 18

Performance.................................................................................................................................................... 19

Intrinsic Jitter Unfiltered................................................................................................................................... 19

C1.5o (1.544 MHz) Intrinsic Jitter Filtered....................................................................................................... 20

C2o (2.048 MHz) Intrinsic Jitter Filtered.......................................................................................................... 20

8 kHz Input to 8 kHz Output Jitter Transfer ..................................................................................................... 20

1.544 MHz Input to 1.544 MHz Output Jitter Transfer..................................................................................... 20

2.048 MHz Input to 2.048 MHz Output Jitter Transfer..................................................................................... 21

8 kHz Input Jitter Tolerance ............................................................................................................................ 21

1.544 MHz Input Jitter Tolerance .................................................................................................................... 21

2.048 MHz Input Jitter Tolerance .................................................................................................................... 22

Timing Parameter Measurement Voltage Levels ............................................................................................ 23

Input / Output Timing....................................................................................................................................... 23

Recommended Resources

Gated automatic light circuit (2)

Rain alarm circuit diagram that doubles as doorbell

Parallel regulated power supply

"NOT" logic element configuration circuit

Producing RF modulator circuit for Zhongbao camcorder

Audio recorder to microcomputer video adapter circuit

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components