EEWORLDEEWORLDEEWORLD

Part Number

Search

Q54.0-JXS11-30-10/30-T1-FU-LF

Description
Parallel - Fundamental Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size153KB,2 Pages
ManufacturerJauch
Websitehttp://www.jauchusa.com/
Environmental Compliance
Download Datasheet Parametric View All

Q54.0-JXS11-30-10/30-T1-FU-LF Overview

Parallel - Fundamental Quartz Crystal,

Q54.0-JXS11-30-10/30-T1-FU-LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7251308021
package instructionSMD, 4 PIN
Reach Compliance Codecompliant
Country Of OriginTaiwan
YTEOL7.35
Other featuresAT-CUT; TR, 7 INCH
Ageing1 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level10 µW
frequency stability0.003%
frequency tolerance10 ppm
JESD-609 codee4
load capacitance30 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency54 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL1.6XB1.2XH0.35 (mm)/L0.063XB0.047XH0.014 (inch)
Series resistance40 Ω
surface mountYES
Terminal surfaceGOLD OVER NICKEL
SMD Quartz CrystalJXE 63
Quartz Crystal • · JXS11
4 Pad Version
·
1.6 x 1.2 mm
actual size
I
I
I
I
± 10 ppm type available
EMI shielding possible by grounded lid
reflow soldering temperature: 260 °C max.
ceramic / metal package
2002/95/EC
RoHS compliant
Pb free: pins / pads
RoHS
General Data
type
frequency range
frequency tolerance at 25 °C
load capacitance C
L
shunt capacitance C
o
storage temperature
drive level max.
aging
JXS11
24.0 ~ 54.0 MHz
(fund. AT-cut)
ESR (series resistance Rs)
frequency
in MHz
24.0 ~ 25.999
26.0 ~ 29.999
30.0 ~ 39.999
40.0 ~ 54.000
vibration
mode
fund. AT
fund. AT
fund. AT
fund. AT
ESR max.
in
Ω
200
150
120
60
ESR typ.
in
Ω
100
70
60
40
± 10 ppm / ± 20 ppm / ± 30 ppm
8 pF standard
< 5 pF
-40 °C ~ +90 °C
(option: 8 pF ~ 30 pF / series)
100 µW (10 µW recommended)
< ± 3 ppm first year (option: < ± 1 ppm first year for tol. ± 10 ppm)
Frequency Stability vs. Temperature
± 10 ppm
-20 °C ~ +70 °C
-30 °C ~ +85 °C
-40 °C ~ +85 °C
STD.
T(-30/+85)
T1
O
± 15 ppm
O
O
± 20 ppm
O
O
O
± 30 ppm
± 50 ppm
O
O
Marking
frequency with load capacitance code
company code / date code
date code:
example:
Jan.
A
July
G
Febr.
B
Aug.
H
year/month
3A = 2013 January
Mar.
C
Sept.
J
Apr.
D
Oct.
K
May
E
Nov.
L
June
F
Dec.
M
O
O
O
standard
available
Dimensions
1.6
±0.1
0.35
±0.05
#4
#3
1.2
±0.1
#3
0.37
±0.1
0.5
±0.1
#4
#4
0.3
±0.1
#3
0.67
±0.1
0.72
±0.1
#1
#2
#2
±0.1
#1
#1
#2
0.97
±0.1
pad layout
0.47
side view
#2 - #4: connected to lid
bottom view
crystal connection
top view
0.52
±0.1
in mm
Order Information
Q
Quartz
frequency
type
load capacitance
stability at
25 °C
10 = ± 10 ppm
20 = ± 20 ppm
30 = ± 30 ppm
stability vs.
temp. range
see table
option
24.0 ~ 54.0 MHz
JXS11
8 pF standard
8 pF ~ 30 pF
S for series
blank = -20 °C ~ +70 °C
T1 = -40 °C ~ +85 °C
T (-30 /+85) = -30 °C ~ +85 °C
FU = for fundamental frequencies
20 MHz
Example: Q 32.0-JXS11-12-30/30-FU-LF
(Suffix LF = RoHS compliant / Pb free pins or pads)
Jauch Quartz GmbH
e-mail: info@jauch.de
full data can be found under: www.jauch.de / www.jauch.co.uk / www.jauch.fr / www.jauchusa.com
All specifications are subject to change without notice
160113-18
Warnings when using Keil C51, please give me some advice
I just typed a source program (written in assembly language) according to the book, and the following warning will appear when compiling and linking. How can I avoid this warning? Thank you all*** WAR...
2042 51mcu
I have a question about the official RFFT routine in controlsuite and I hope to get your answer.
[b][align=left][size=12px]I used the official RFFT program and changed the number of analysis points N to 512. The running results are as follows[/size][/align][align=left][size=12px][color=rgb(205, 2...
blues_more Microcontroller MCU
Please help me take a look!
This is a power board, the output is 9V/4A, the output from the transformer is 18V, but now there are several problems! 1. The selection of the self-recovery fuse, 2. The problem of rectification, I f...
ena Power technology
Altera Reference Design - Analog Device Interface Related Design
Analog Devices Link-Port Reference DesignIntroductionThe link-port reference design implements link-port transmitters and receivers in Altera FPGAs. It demonstrates that Altera Stratix and Cyclone dev...
xiaoxin1 FPGA/CPLD
Common problems and causes of switching power supplies
Direct reasons for fuse blowing in switching power supply: switch tube\power thick moduleectifier diode breakdown\100uf/400v large capacitor breakdown leakage, demagnetization resistor internal fragme...
pan潘 LED Zone
How to Estimate the Q of an LC Circuit
How to Estimate the Q of an LC Circuit Time: 2010-06-17 18:48:22 Source: Author:Figure 3.4 shows a resistor in series with the signal source. This resistor can be used as a model for the output impeda...
安_然 Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2684  2734  691  2519  2156  55  56  14  51  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号