EEWORLDEEWORLDEEWORLD

Part Number

Search

C328C160J5G5TATR

Description
Ceramic Capacitor, Ceramic,
CategoryPassive components    capacitor   
File Size2MB,19 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Environmental Compliance
Download Datasheet Parametric View All

C328C160J5G5TATR Overview

Ceramic Capacitor, Ceramic,

C328C160J5G5TATR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7219984583
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL6.2
capacitance0.000016 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high7.62 mm
JESD-609 codee3
length5.08 mm
Installation featuresTHROUGH HOLE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formRadial
method of packingTR, 12 INCH
positive tolerance5%
Rated (DC) voltage (URdc)50 V
surface mountNO
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal pitch5.08 mm
Terminal shapeWIRE
width3.18 mm
Radial Leaded Multilayer Ceramic Capacitors
Goldmax, 300 Series, Conformally Coated,
C0G Dielectric, 25 – 250 VDC (Commercial Grade)
Overview
KEMET’s Goldmax conformally coated radial leaded ceramic
capacitors in C0G dielectric feature a 125°C maximum oper-
ating temperature. The Electronics Industries Alliance (EIA)
characterizes C0G dielectric as a Class I "stable" material.
Components of this classification are temperature compen-
sating and are suited for resonant circuit applications or
those where Q and stability of capacitance characteristics
are required. C0G exhibits no change in capacitance with
respect to time and voltage and boasts a negligible change in
capacitance with reference to ambient temperature. Capaci-
tance change is limited to ±30 ppm/°C from −55°C to +125°C.
These devices meets the flame test requirements outlined in
UL Standard 94V–0.
Benefits
Radial leaded form factor
Conformally coated
0.100", 0.200", 0.250" and 0.400" lead spacing
Operating temperature range of −55°C to +125°C
Lead (Pb)-Free, RoHS and REACH compliant
DC voltage ratings of 25 V, 50 V, 100 V, 200 V and 250 V
Capacitance offerings ranging from 1.0 pF up to 0.47 μF
Click image above for interactive 3D content
Ordering Information
C
Ceramic
Open PDF in Adobe Reader for full functionality
320
Style/Size
315
316
317
318
320
321
322
323
324
325
326
327
328
330
331
333
335
336
340
346
350
356
C
Specification/
Series
C=
Standard
153
Capacitance
Code (pF)
First two digits
represent
significant
figures. Third
digit specifies
number of
zeros.
J
5
G
5
Design
5=
Multilayer
T
Lead
Finish
2
T = 100%
Matte Sn
H = SnPb
(60/40)
A
7301
Capacitance Rated Voltage
Dielectric
Tolerance
1
(VDC)
D = ±0.5 pF
F = ±1%
G = ±2%
J = ±5%
K = ±10%
3 = 25
5 = 50
1 = 100
2 = 200
A = 250
G=
C0G
Failure Packaging
Rate
(C-Spec)
A=
N/A
See
"Packaging
C-Spec
Ordering
Options
Table"
below
1
2
Additional capacitance tolerance offerings may be available. Contact KEMET for details.
Lead materials:
Standard: 100% matte tin (Sn) with nickel (Ni) underplate and steel core ( “T” designation).
Alternative 1: 60% tin (Sn)/40% lead (Pb) finish with copper-clad steel core ( “H” designation).
Alternative 2: 60% tin (Sn)/40% lead (Pb) finish with 100% copper core (available with “H” designation code with C-Spec). Contact KEMET for
C-Spec details.
Built Into Tomorrow
1
© KEMET Electronics Corporation • KEMET Tower • One East Broward Boulevard
Fort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com
C1049_GOLDMAX_C0G • 9/29/2020
How to display unconnected wires in PCB in Altium?
As the title says, the version used is altium winter 09...
wstt PCB Design
Xilinx ISE Design Suite FPGA开发指南.逻辑设计篇[田耘 著][2008] pdf
Xilinx ISE Design Suite 10.x FPGA Development Guide. Logic Design [Written by Tian Yun] [2008 Contents:This book takes Xilinx FPGA logic development process as the main line, and introduces the operat...
sdjntl FPGA/CPLD
FFT Implementation Based on TMS320C64x+DSP
This article introduces the implementation of FFT (Fast Fourier Transform) based on TI TMS320C64x+ DSP and discusses related performanceFor more information about TI DSP, please follow my sharing~~:vi...
德仪DSP新天地 DSP and ARM Processors
EEWORLD University Hall----Live Replay: SimpleLink? Latest Software and Hardware Solutions for Wireless Platform
Live replay: SimpleLink? Wireless platform latest software and hardware solutions : https://training.eeworld.com.cn/course/6085...
hi5 Integrated technical exchanges
Xilinx Low Gate Cost and High Performance Automotive PLD
Xilinx announced today that it has expanded its market-leading Xilinx Automotive (XA) family of programmable logic devices (PLDs) to include the complete low-cost Spartan?-3E family product line and t...
frozenviolet Automotive Electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 916  2105  2553  739  1521  19  43  52  15  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号