EEWORLDEEWORLDEEWORLD

Part Number

Search

L6401FG2915DL

Description
Fixed Positive LDO Regulator, 2 Output, 2.9V1, 1.5V2, CMOS, PDSO6, USP-6
CategoryPower/power management    The power supply circuit   
File Size510KB,7 Pages
ManufacturerLRC
Websitehttp://www.lrc.cn
Download Datasheet Parametric View All

L6401FG2915DL Overview

Fixed Positive LDO Regulator, 2 Output, 2.9V1, 1.5V2, CMOS, PDSO6, USP-6

L6401FG2915DL Parametric

Parameter NameAttribute value
Objectid7158382265
package instructionHTSON,
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum drop-back voltage 10.3 V
Maximum drop-back voltage 20.3 V
Maximum input voltage8 V
Minimum input voltage3.4 V
JESD-30 codeR-PDSO-N6
length2 mm
Number of functions1
Output times2
Number of terminals6
Maximum output voltage 12.958 V
Minimum output voltage 12.842 V
Nominal output voltage 12.9 V
Maximum output voltage 21.53 V
Minimum output voltage 21.47 V
Nominal output voltage 21.5 V
Package body materialPLASTIC/EPOXY
encapsulated codeHTSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE, HEAT SINK/SLUG, THIN PROFILE
Regulator typeFIXED POSITIVE MULTIPLE OUTPUT LDO REGULATOR
Maximum seat height0.8 mm
surface mountYES
technologyCMOS
Terminal formNO LEAD
Terminal locationDUAL
Maximum voltage tolerance2%
width1.8 mm
LESHAN RADIO COMPANY, LTD.
HIGH SPEED
LOW DROPOUT
MIDDLE CURRENT VOLTAGE REGULATORS
Dual 300mA High Speed Low Dropout CMOS Voltage Regulators
L6401 Series
DESCRIPTION
The L6401 series are highly accurate, Dual , low noise, CMOS LDO voltage regulators.
Performance features of the series includes low output noise, high ripple rejection ratio, low dropout and
very fast turn-on times.
The L6401 includes a reference voltage source, error amplifiers, driver transistors, current limiters
and phase compensators internally. The L6401’s current limiter’s foldback circuit also operates as a
short protect for the output current limiter. The output voltage for each regulator is set independently by
laser trimming. Voltages are selectable in 50mV steps within a range of 1.3V to 5.0V.
The EN function allows the output of each regulator to be turned off independently, resulting in
greatly reduced power consumption. The L6401 series is available in the SOT-26 and USP-6B.
FEATURES
Output Voltage Range
Highly Accurate
Dropout Voltage
High Ripple Rejection
Low Power Consumption
Maximum Output Current
Standby Current
Internal protector
Small packages
1.3V to 6.0V (selectable in 50mV steps)
± 2%
200mV @ 100mA (3.0V type)
70dB (1 kHz)
25μA (TYP.)
300mA
less than 0.1μA
current limiter and short protector
SOT-26 and other required
Portable games
Portable AV equipment
APPLICATIONS
Mobile phones
Cordless phones and radio communication
equipment
PDAs
Cameras, Video cameras
PACKAGE
SOT-26
USP-6B
BLOCK DIAGRAM
EN1
ON/OFF
Control
-
+
Error
Amp1
Current
Limit
V
OUT1
VR1
each
circuit
R11
R12
V
IN
V
SS
-
+
VR2
each
circuit
Voltage
Reference
Error
Amp2
Current
Limit
V
OUT2
R21
EN2
ON/OFF
Control
R22
1/7
Can anyone explain why the value is set like this? Thank you!!! (marked in red)
#include "hall.h" unsigned char FaultF=0;//fault flagunsigned char Run_dir=1;//running direction, 0-1 oppositeunsigned char bHallStartStep; unsigned int OutPwmValue=0; unsigned char bHallSteps[2][8]={...
KCP stm32/stm8
Can G2553 accurately time to microseconds?
1. Can G2553 accurately time the device to the microsecond? What can I do? How to debug the precise timing problem of DS18B20???...
xiaohengyan Microcontroller MCU
Source synchronous timing issues
Many ASIC peripherals now use DDR (II) SDRAM (SRAM). Due to the high data transmission rate, data signals are basically source synchronous. Many timing materials believe that there is no length limit ...
eeleader FPGA/CPLD
Digitally controlled power supply using DSP for secondary voltage regulation
[[i] This post was last edited by lrz123 on 2011-10-25 10:48[/i]]...
lrz123 DIY/Open Source Hardware
About the digital tube display problem
I have been using FPGA to make a digital clock these days, using six digital tubes for display. I used a 20M crystal oscillator and divided it to get a 1KHZ signal, and used this signal to scan the bi...
gavin_8724 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 62  1689  1694  565  259  2  34  35  12  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号