N25Q256A13EF840 datasheet, PDF

Datasheet> All Categories > N25Q256A13EF840

Preview

N25Q256A13EF840: DescriptionMicron Serial NOR Flash Memory; File Size1MB，90 Pages; ManufacturerMicron; Websitehttp://www.micron.com/

Download Datasheet View All

N25Q256A13EF840 Overview

Micron Serial NOR Flash Memory

Preview

Download Datasheet

View All

3V, 256Mb: Multiple I/O Serial Flash Memory

Features

Micron Serial NOR Flash Memory

3V, Multiple I/O, 4KB Sector Erase

N25Q256A13E1240x, N25Q256A13EF840x, N25Q256A13ESF40x

N25Q256A83ESF40x, N25Q256A83E1240x, N25Q256A13EF8A0x,

N25Q256A13ESFA0x, N25Q256A13ESFH0x, N25Q256A13E12A0x

Features

•

SPI-compatible serial bus interface

Double transfer rate (DTR) mode

2.7–3.6V single supply voltage

108 MHz (MAX) clock frequency supported for all

protocols in single transfer rate (STR) mode

54 MHz (MAX) clock frequency supported for all

protocols in DTR mode

Dual/quad I/O instruction provides increased

throughput up to 54 MB/s

Supported protocols

– Extended SPI, dual I/O, and quad I/O

– DTR mode supported on all

Execute-in-place (XIP) mode for all three protocols

– Configurable via volatile or nonvolatile registers

– Enables memory to work in XIP mode directly af-

ter power-on

PROGRAM/ERASE SUSPEND operations

Continuous read of entire memory via a single com-

mand

– Fast read

– Quad or dual output fast read

– Quad or dual I/O fast read

Flexible to fit application

– Configurable number of dummy cycles

– Output buffer configurable

Software reset

3-byte and 4-byte addressability mode supported

64-byte, user-lockable, one-time programmable

(OTP) dedicated area

An additional reset pin is available on the following

devices

– N25Q256A83ESF40x, N25Q256A83E1240x

Erase capability

– Subsector erase 4KB uniform granularity blocks

– Sector erase 64KB uniform granularity blocks

– Full-chip erase

• Write protection

– Software write protection applicable to every

64KB sector via volatile lock bit

– Hardware write protection: protected area size

defined by five nonvolatile bits (BP0, BP1, BP2,

BP3, and TB)

– Additional smart protections, available upon re-

quest

• Electronic signature

– JEDEC-standard 2-byte signature (BA19h)

– Unique ID of 17 read-only bytes including: addi-

tional extended device ID (EDID) to identify de-

vice factory options; customized factory data

• Minimum 100,000 ERASE cycles per sector

• More than 20 years data retention

• Packages JEDEC standard, all RoHS compliant

– V-PDFN-8/8mm x 6mm (also known as SON,

DFPN, MLP, MLF)

– SOP2-16/300mils (also known as SO16W, SO16-

Wide, SOIC-16)

– T-PBGA-24b05/6mm x 8mm (also known as

TBGA24)

•

PDF: 09005aef84566603

n25q_256mb_65nm.pdf - Rev. O 12/12 EN

Products and specifications discussed herein are subject to change by Micron without notice.

Micron Technology, Inc. reserves the right to change products or specifications without notice.

3V, 256Mb: Multiple I/O Serial Flash Memory

Features

Contents

Device Description ........................................................................................................................................... 6

Features ....................................................................................................................................................... 6

3-Byte Address and 4-Byte Address Modes ..................................................................................................... 6

Operating Protocols ...................................................................................................................................... 6

XIP Mode ..................................................................................................................................................... 6

Device Configurability .................................................................................................................................. 7

Signal Assignments ........................................................................................................................................... 8

Signal Descriptions ......................................................................................................................................... 10

Memory Organization .................................................................................................................................... 12

Memory Configuration and Block Diagram .................................................................................................. 12

Memory Map – 256Mb Density ....................................................................................................................... 13

Device Protection ........................................................................................................................................... 14

Serial Peripheral Interface Modes .................................................................................................................... 17

SPI Protocols .................................................................................................................................................. 19

Nonvolatile and Volatile Registers ................................................................................................................... 20

Status Register ............................................................................................................................................ 21

Nonvolatile and Volatile Configuration Registers .......................................................................................... 22

Extended Address Register .......................................................................................................................... 25

Enhanced Volatile Configuration Register .................................................................................................... 26

Flag Status Register ..................................................................................................................................... 26

Command Definitions .................................................................................................................................... 28

READ REGISTER and WRITE REGISTER Operations ........................................................................................ 32

READ STATUS REGISTER or FLAG STATUS REGISTER Command ................................................................ 32

READ NONVOLATILE CONFIGURATION REGISTER Command ................................................................... 32

READ VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command .................................. 33

READ EXTENDED ADDRESS REGISTER Command ..................................................................................... 33

WRITE STATUS REGISTER Command ......................................................................................................... 33

WRITE NONVOLATILE CONFIGURATION REGISTER Command ................................................................. 34

WRITE VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command ................................. 34

WRITE EXTENDED ADDRESS REGISTER Command ................................................................................... 35

READ LOCK REGISTER Command .............................................................................................................. 35

WRITE LOCK REGISTER Command ............................................................................................................ 36

CLEAR FLAG STATUS REGISTER Command ................................................................................................ 37

READ IDENTIFICATION Operations ............................................................................................................... 38

READ ID and MULTIPLE I/O READ ID Commands ...................................................................................... 38

READ SERIAL FLASH DISCOVERY PARAMETER Command ......................................................................... 39

READ MEMORY Operations ............................................................................................................................ 43

3-Byte Address ........................................................................................................................................... 43

4-Byte Address ........................................................................................................................................... 45

READ MEMORY Operations Timing – Single Transfer Rate ........................................................................... 46

READ MEMORY Operations Timing – Double Transfer Rate ......................................................................... 49

PROGRAM Operations .................................................................................................................................... 52

WRITE Operations .......................................................................................................................................... 57

WRITE ENABLE Command ......................................................................................................................... 57

WRITE DISABLE Command ........................................................................................................................ 57

ERASE Operations .......................................................................................................................................... 59

SUBSECTOR ERASE Command ................................................................................................................... 59

SECTOR ERASE Command ......................................................................................................................... 59

BULK ERASE Command ............................................................................................................................. 60

PROGRAM/ERASE SUSPEND Command ..................................................................................................... 61

PDF: 09005aef84566603

n25q_256mb_65nm.pdf - Rev. O 12/12 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

3V, 256Mb: Multiple I/O Serial Flash Memory

Features

PROGRAM/ERASE RESUME Command ......................................................................................................

RESET Operations ..........................................................................................................................................

RESET ENABLE and RESET MEMORY Command ........................................................................................

ONE TIME PROGRAMMABLE Operations .......................................................................................................

READ OTP ARRAY Command ......................................................................................................................

PROGRAM OTP ARRAY Command ..............................................................................................................

ADDRESS MODE Operations – Enter and Exit 4-Byte Address Mode .................................................................

ENTER or EXIT 4-BYTE ADDRESS MODE Command ...................................................................................

ENTER or EXIT QUAD Command ................................................................................................................

XIP Mode .......................................................................................................................................................

Activate or Terminate XIP Using Volatile Configuration Register ...................................................................

Activate or Terminate XIP Using Nonvolatile Configuration Register .............................................................

Confirmation Bit Settings Required to Activate or Terminate XIP ..................................................................

Terminating XIP After a Controller and Memory Reset .................................................................................

Power Up and Power Down .............................................................................................................................

Power Up and Power Down Requirements ...................................................................................................

Power Loss Recovery Sequence ...................................................................................................................

AC Reset Specifications ...................................................................................................................................

Absolute Ratings and Operating Conditions .....................................................................................................

DC Characteristics and Operating Conditions ..................................................................................................

AC Characteristics and Operating Conditions ..................................................................................................

Package Dimensions .......................................................................................................................................

Part Number Ordering Information .................................................................................................................

Revision History .............................................................................................................................................

Rev. O – 12/2012 .........................................................................................................................................

Rev. N – 11/2012 .........................................................................................................................................

Rev. M – 09/12 ............................................................................................................................................

Rev. L – 08/12 .............................................................................................................................................

Rev. K – 07/12 .............................................................................................................................................

Rev. J – 06/12 ..............................................................................................................................................

Rev. I – 01/12 ..............................................................................................................................................

Rev. H, Preliminary – 11/11 .........................................................................................................................

Rev. G, Preliminary – 07/11 .........................................................................................................................

Rev. F, Preliminary – 07/11 ...........................................................................................................................

Rev. E, Preliminary – 05/11 ..........................................................................................................................

Rev. D, Preliminary – 05/11 .........................................................................................................................

Rev. C – 11/10 .............................................................................................................................................

Rev. B – 08/10 .............................................................................................................................................

Rev. A – 06/10 .............................................................................................................................................

PDF: 09005aef84566603

n25q_256mb_65nm.pdf - Rev. O 12/12 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

3V, 256Mb: Multiple I/O Serial Flash Memory

Features

List of Figures

Figure 1: Logic Diagram ................................................................................................................................... 7

Figure 2: 8-Lead, VDFPN8 – MLP8 (Top View) .................................................................................................. 8

Figure 3: 16-Lead, Plastic Small Outline – SO16 (Top View) ............................................................................... 8

Figure 4: 24-Ball TBGA (Balls Down) ................................................................................................................ 9

Figure 5: Block Diagram ................................................................................................................................ 12

Figure 6: Bus Master and Memory Devices on the SPI Bus ............................................................................... 18

Figure 7: SPI Modes ....................................................................................................................................... 18

Figure 8: Internal Configuration Register ........................................................................................................ 20

Figure 9: Upper and Lower 128Mb Memory Array Segments ........................................................................... 25

Figure 10: READ REGISTER Command .......................................................................................................... 32

Figure 11: WRITE REGISTER Command ......................................................................................................... 34

Figure 12: READ LOCK REGISTER Command ................................................................................................. 36

Figure 13: WRITE LOCK REGISTER Command ............................................................................................... 37

Figure 14: READ ID and MULTIPLE I/O Read ID Commands .......................................................................... 39

Figure 15: READ Command ........................................................................................................................... 46

Figure 16: FAST READ Command ................................................................................................................... 46

Figure 17: DUAL OUTPUT FAST READ Command – STR ................................................................................. 47

Figure 18: DUAL INPUT/OUTPUT FAST READ Command – STR ..................................................................... 47

Figure 19: QUAD OUTPUT FAST READ Command – STR ................................................................................ 48

Figure 20: QUAD INPUT/OUTPUT FAST READ Command – STR .................................................................... 48

Figure 21: FAST READ Command – DTR ......................................................................................................... 49

Figure 22: DUAL OUTPUT FAST READ Command – DTR ................................................................................ 50

Figure 23: DUAL INPUT/OUTPUT FAST READ Command – DTR .................................................................... 50

Figure 24: QUAD OUTPUT FAST READ Command – DTR ............................................................................... 51

Figure 25: QUAD INPUT/OUTPUT FAST READ Command – DTR ................................................................... 51

Figure 26: PAGE PROGRAM Command .......................................................................................................... 53

Figure 27: DUAL INPUT FAST PROGRAM Command ...................................................................................... 54

Figure 28: EXTENDED DUAL INPUT FAST PROGRAM Command ................................................................... 54

Figure 29: QUAD INPUT FAST PROGRAM Command ..................................................................................... 55

Figure 30: EXTENDED QUAD INPUT FAST PROGRAM Command ................................................................... 56

Figure 31: WRITE ENABLE and WRITE DISABLE Command Sequence ............................................................ 58

Figure 32: SUBSECTOR and SECTOR ERASE Command .................................................................................. 60

Figure 33: BULK ERASE Command ................................................................................................................ 61

Figure 34: RESET ENABLE and RESET MEMORY Command ........................................................................... 64

Figure 35: READ OTP Command .................................................................................................................... 65

Figure 36: PROGRAM OTP Command ............................................................................................................ 67

Figure 37: XIP Mode Directly After Power-On .................................................................................................. 70

Figure 38: Power-Up Timing .......................................................................................................................... 72

Figure 39: Reset AC Timing During PROGRAM or ERASE Cycle ........................................................................ 75

Figure 40: Reset Enable ................................................................................................................................. 75

Figure 41: Serial Input Timing ........................................................................................................................ 75

Figure 42: Write Protect Setup and Hold During WRITE STATUS REGISTER Operation (SRWD = 1) ................... 76

Figure 43: Hold Timing .................................................................................................................................. 77

Figure 44: Output Timing .............................................................................................................................. 78

Figure 45: V

PPH

Timing .................................................................................................................................. 78

Figure 46: AC Timing Input/Output Reference Levels ...................................................................................... 80

Figure 47: V-PDFN-8/8mm x 6mm ................................................................................................................. 84

Figure 48: SOP2-16/300 mils .......................................................................................................................... 85

Figure 49: T-PBGA-24b05/6mm x 8mm .......................................................................................................... 86

PDF: 09005aef84566603

n25q_256mb_65nm.pdf - Rev. O 12/12 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

3V, 256Mb: Multiple I/O Serial Flash Memory

Features

List of Tables

Table 1: Signal Descriptions ...........................................................................................................................

Table 2: Sectors[511:0] ...................................................................................................................................

Table 3: Data Protection using Device Protocols .............................................................................................

Table 4: Memory Sector Protection Truth Table ..............................................................................................

Table 5: Protected Area Sizes – Upper Area .....................................................................................................

Table 6: Protected Area Sizes – Lower Area ......................................................................................................

Table 7: SPI Modes ........................................................................................................................................

Table 8: Extended, Dual, and Quad SPI Protocols ............................................................................................

Table 9: Status Register Bit Definitions ...........................................................................................................

Table 10: Nonvolatile Configuration Register Bit Definitions ...........................................................................

Table 11: Volatile Configuration Register Bit Definitions ..................................................................................

Table 12: Sequence of Bytes During Wrap .......................................................................................................

Table 13: Supported Clock Frequencies – STR .................................................................................................

Table 14: Supported Clock Frequencies – DTR ................................................................................................

Table 15: Extended Address Register Bit Definitions ........................................................................................

Table 16: Enhanced Volatile Configuration Register Bit Definitions ..................................................................

Table 17: Flag Status Register Bit Definitions ..................................................................................................

Table 18: Command Set .................................................................................................................................

Table 19: Lock Register ..................................................................................................................................

Table 20: Data/Address Lines for READ ID and MULTIPLE I/O READ ID Commands .......................................

Table 21: Read ID Data Out ............................................................................................................................

Table 22: Extended Device ID, First Byte .........................................................................................................

Table 23: Serial Flash Discovery Parameter Data Structure ..............................................................................

Table 24: Parameter ID ..................................................................................................................................

Table 25: Command/Address/Data Lines for READ MEMORY Commands .......................................................

Table 26: Command/Address/Data Lines for READ MEMORY Commands – 4-Byte Address .............................

Table 27: Data/Address Lines for PROGRAM Commands ................................................................................

Table 28: Suspend Parameters .......................................................................................................................

Table 29: Operations Allowed/Disallowed During Device States ......................................................................

Table 30: OTP Control Byte (Byte 64) ..............................................................................................................

Table 31: XIP Confirmation Bit .......................................................................................................................

Table 32: Effects of Running XIP in Different Protocols ....................................................................................

Table 33: Power-Up Timing and V

Threshold ...............................................................................................

Table 34: AC RESET Conditions ......................................................................................................................

Table 35: Absolute Ratings .............................................................................................................................

Table 36: Operating Conditions ......................................................................................................................

Table 37: Input/Output Capacitance ..............................................................................................................

Table 38: AC Timing Input/Output Conditions ...............................................................................................

Table 39: DC Current Characteristics and Operating Conditions ......................................................................

Table 40: DC Voltage Characteristics and Operating Conditions ......................................................................

Table 41: AC Characteristics and Operating Conditions ...................................................................................

Table 42: Part Number Information ................................................................................................................

Table 43: Package Details ...............................................................................................................................

PDF: 09005aef84566603

n25q_256mb_65nm.pdf - Rev. O 12/12 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

Recommended Resources

Electric heating furnace automatic temperature controller

4 and 1/2 LED digital display (DMS-40PC series)

Three types of transistor amplification circuits and their characteristics - common emitter circuit

KD155 whistle sound controlled sparrow call integrated circuit

Reflective infrared corridor lighting controller

820e computer motherboard circuit diagram_38

Rethink your solar inverter with GaN: [align=center][color=#000][/color][/align][align=center][color=#000][b]Solar Inverters: Before and After Using GaN[/b][b][/b][b][/color][/align] [align=left][color=#000][i] “Pacific Gas and Electric i...; maylove Analogue and Mixed Signal

Qt Learning Road Chapter 27 Gradient: [p=22, null, left][color=#555555][font=Tahoma, Helvetica, SimSun, sans-serif][size=14px][color=#333333][backcolor=rgb(247, 247, 247)][font=Tahoma, Arial, Helvetica, sans-serif]Gradient is a very commo...; 兰博 Embedded System

下載教學資料的好地方: [url=http://www.abab123.com/bbs/down.asp?html=606142]http://www.abab123.com/bbs/down.asp?html=606142[/url]...; xiegg MCU

Selection of winning works of the 9th National Undergraduate Electronic Design Competition...: The 9th National Undergraduate Electronic Design Competition Award-winning Works Selection...Click to download: [url=https://download.eeworld.com.cn/download/qwqwqw2088/556882][size=5][color=#4169e1]T...; qwqwqw2088 Electronics Design Contest

Classification and indicators of AD/DA: 1. Classification of AD converters The following briefly introduces the basic principles and characteristics of several commonly used types: integral type, successive approximation type, parallel comp...; 程序天使 Analog electronics

Ask for help from experts: I have to do course design this semester, but unfortunately I really don’t understand it. RT, please teach me with your love. The topics are as follows: The CPU core chip is ARM7 's LPC2138 1.Use the ...; luxi886 Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components