EEWORLDEEWORLDEEWORLD

Part Number

Search

CAT1163J-28

Description
Monitoring circuit 16k i2c memory w/wdt
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size218KB,14 Pages
ManufacturerCatalyst
Websitehttp://www.catalyst-semiconductor.com/
Download Datasheet Parametric View All

CAT1163J-28 Overview

Monitoring circuit 16k i2c memory w/wdt

CAT1163J-28 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerCatalyst
Parts packaging codeSOIC
package instructionSOP,
Contacts8
Reach Compliance Codeunknow
JESD-30 codeR-PDSO-G8
JESD-609 codee0
length4.9 mm
Number of terminals8
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)240
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage6 V
Minimum supply voltage2.7 V
Nominal supply voltage3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width3.9 mm
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR CIRCUIT
CAT1163
Supervisory Circuits with I
2
C Serial CMOS EEPROM,
Precision Reset Controller and Watchdog Timer (16K)
FEATURES
Watchdog timer input (WDI)
400kHz I
2
C bus compatible
2.7V to 6.0V operation
Low power CMOS technology
16-Byte page write buffer
Built-in inadvertent write protection
V
CC
lock out
Write protect pin, WP
Precision power supply voltage monitor
5V, 3.3V and 3V systems
Five threshold voltage options
EEPROM memory (16K) with hardware memory write
protection, a system power supervisor with brown out
protection and a watchdog timer are integrated
together in low power CMOS technology. Memory
interface is via an I
2
C bus.
The 1.6-second watchdog circuit returns a system to a
known good state if a software or hardware glitch
halts or “hangs” the system. The CAT1163 watchdog
monitors the WDI input pin.
The power supply monitor and reset circuit protects
memory and system controllers during power up/down
and against brownout conditions. Five reset threshold
voltages support 5V, 3.3V and 3V systems. If power
supply voltages are out of tolerance reset signals
become active, preventing the system microcontroller,
ASIC or peripherals from operating. Reset signals
become inactive typically 200ms after the supply
voltage exceeds the reset threshold level. With both
active high and low reset signals, interface to
microcontrollers and other ICs is simple. In addition, a
reset pin can be used as debounced input for push-
button manual reset capability.
The CAT1163 memory features a 16-byte page. In
addition, hardware data protection is provided by a
write protect pin WP and by a V
CC
sense circuit that
prevents writes to memory whenever V
CC
falls below
the reset threshold or until V
CC
reaches the reset
threshold during power up.
Available packages include an 8-pin DIP and a
surface mount, 8-pin SO package.
Active high or low reset
1,000,000 Program/Erase cycles
Manual reset
100 Year data retention
8-pin DIP or 8-pin SOIC
Commercial and industrial temperature ranges
For Ordering Information details, see page 13.
DESCRIPTION
The CAT1163 is a complete memory and supervisory
solution for microcontroller-based systems. A serial
PIN CONFIGURATION
PDIP 8 Lead
SOIC 8 Lead
WDI
¯¯¯¯¯¯
RESET
WP
GND
1
2
3
4
CAT1163
8
7
6
5
V
CC
RESET
SCL
SDA
PIN FUNCTIONS
Pin Name
WDI
¯¯¯¯¯¯
RESET
WP
GND
SDA
SCL
RESET
V
CC
Function
Warchdog Timer Input
Active Low Reset I/O
Write Protect
Ground
Serial Data/Address
Clock Input
Active High Reset I/O
Power Supply
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
1
Doc. No. MD-3003 Rev. I
LED application advantages and existing problems
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i] [hide] In the world's electricity usage structure, lighting electricity accounts for about 19% of the total electricity consumpt...
探路者 Mobile and portable
There are a lot of questions recently, please don't mind.
As shown in the figure below, the reference is the typical schematic diagram of SP232E Attached is the data sheet of SP232E. I want to ask a few basic questions: 1. Is this the end of the connection? ...
呜呼哀哉 Analog electronics
How to solve the while ((IFG1 & UTXIFG0)==0); stop?
Initialization function: void S_Init() { P6SEL&=~(SCK+SDA+SVCC); //Select P6.3 P6.4 as IO port output, P6.5 input P6DIR|=(SCK+SVCC); P6DIR&=~SDA; BCSCTL1=(XT2OFF+RSEL2); //Turn off XT2, 1MHz DOC DCOCT...
BADBOSS Microcontroller MCU
Top-level modules instantiate a good style
When instantiating the top-level module of Verilog, it is best to annotate the signal input and output, so that it is easy to understand. trn_clk( trn_clk_c ), // I 0 e+ V! r8 j; t1 `3 L.trn_reset_n( ...
eeleader FPGA/CPLD
Application skills/reliability analysis of microcontroller reset circuit
Abstract : This paper summarizes the four widely used single-chip reset circuits, establishes mathematical models for differential and integral reset circuits, and compares their reliability in use. I...
rain MCU
Urgently looking for MSP430 different IO port parallel output problem
I am using the MSP430G2553 microcontroller and am now making a parallel output for a liquid crystal. However, I do not want to use the P1.0 port as the lowest bit output. Instead, I want to use the P2...
鸟人~ Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1396  2394  1962  1640  1655  29  49  40  34  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号