EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

54ACT253DMQB

Description
IC ACT SERIES, DUAL 4 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16, Multiplexer/Demultiplexer
Categorylogic    logic   
File Size170KB,10 Pages
ManufacturerNational Semiconductor(TI )
Websitehttp://www.ti.com
Stay tuned Parametric

54ACT253DMQB Overview

IC ACT SERIES, DUAL 4 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16, Multiplexer/Demultiplexer

54ACT253DMQB Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instructionDIP, DIP16,.3
Reach Compliance Codeunknow
seriesACT
JESD-30 codeR-GDIP-T16
JESD-609 codee0
length19.43 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeMULTIPLEXER
MaximumI(ol)0.024 A
Number of functions2
Number of entries4
Output times1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Prop。Delay @ Nom-Su13.5 ns
propagation delay (tpd)16 ns
Certification statusNot Qualified
Filter levelMIL-STD-883 Class B
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
Base Number Matches1
Challenging nanoampere current measurement technology
Measuring low currents is very delicate. Clever analog design techniques, the right components, and equipment can help. Key Points Measuring low currents faces physical limitations and noise limitatio...
程序天使 Test/Measurement
The difference between gpio_dir and gpio_pull
As the title says, I know what they mean, but how do I tell the difference between them?...
pandy23 Linux and Android
There is a problem when EDK generates bitstream, please help me~
I am a novice and am currently learning embedded development using XILINX FPGA. I installed ISE and EDK8.2 yesterday. When running the program, I found that the first simplest experiment, update bitst...
liuada001 FPGA/CPLD
【Low power consumption】FPAG low power consumption technology
English information...
ddllxxrr FPGA/CPLD
Open-loop gain of an operational amplifier
[align=left][font=Verdana][size=3][color=#000000][b]Open-Loop Gain[/b][/color][/size][/font][/align][align=left][font=Verdana][size=3][color=#000000] The open-loop voltage gain (usually called AVOL, s...
fish001 Analogue and Mixed Signal
Has anyone studied ptpd, the one in 1588?
I don't quite understand the enet-ptpd routine. How can I set the 8962 evaluation board to slave mode? And set the computer to master mode? So that the computer and the 8962 evaluation board can synch...
186874509 Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1176  2787  2020  2160  1391  24  57  41  44  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号