EEWORLDEEWORLDEEWORLD

Part Number

Search

CCSL200J50V5F1

Description
Ceramic Capacitor, Ceramic, 50V, 5% +Tol, 5% -Tol, SL, 0.00002uF, 1612,
CategoryPassive components    capacitor   
File Size331KB,6 Pages
ManufacturerMeritek Electronics
Websitehttp://www.meritekusa.com
Environmental Compliance
Download Datasheet Parametric View All

CCSL200J50V5F1 Overview

Ceramic Capacitor, Ceramic, 50V, 5% +Tol, 5% -Tol, SL, 0.00002uF, 1612,

CCSL200J50V5F1 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid239480744
package instruction, 1612
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL6.1
capacitance0.00002 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high4 mm
JESD-609 codee2
length4 mm
negative tolerance5%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-25 °C
Package formRadial
method of packingBox; Tape
positive tolerance5%
Rated (DC) voltage (URdc)50 V
seriesCC
size code1612
Temperature characteristic codeSL
Terminal surfaceTin/Copper (Sn/Cu)
Terminal pitch5.08 mm
width3 mm
Ceramic Disc Capacitors
CC
Series
MERITEK
CC series ceramic disc capacitors are
produced by sandwiching a ceramic
dielectric layer between two electrodes.
An epoxy or phenolic coating is applied
by means of a spray or dipping process.
Applications include bypass, coupling
and resonant functions.
P
ART
N
UMBERING
S
YSTEM
CC
Ceramic Disc Capacitors Series
Temperature Characteristic
Capacitance
CODE
1R5
1.5pF
330
33pF
201
200pF
202
2000pF
333
33000pF
104
0.1μF
NPO
101
J
50V
5
B
1
Tolerance
Code
C
D
J
K
M
S
Z
P
Tolerance
±0.25pF
±0.5pF
±5pF
±10%
±20%
+50/-20%
+80/-20%
+100/-0%
Applicable T.C.
NPO-N750
NPO-N750
NPO-N1500
NPO-N1500, Y5E, Y5P
NPO-N1500, Y5E, Y5P, Z5U
Z5U
Z5U, Z5V
Z5U, Z5V
Available Capacitances
0.5pF-5pF
0.5pF-10pF
Over 5pF
Over 10pF
Over 10pF
Over 1000pF
Over 1000pF
Over 1000pF
Rated Voltage
VDC
16V
25V
50V
63V
100V
Lead Spacing
Code
Lead Spacing
2
2.54mm
5
5.08mm
6
6.35mm
7
7.62mm
9
9.52mm
Packaging Code
Code
Packaging
B
Bulk Packing
R
Reel Packaging
F
Flat Packaging (Tape & Box)
Lead Type
Specifications are
subject to change without notice.
rev.6a
Little surprise! Received the Ferroelectric Development Board
[local]4[/local] Thank you EEWORLD, thank you TI!...
ming1006 Microcontroller MCU
Foreigners write a thesis on class D audio amplifier design
A_Class_D_Audio_Amplifier, a thesis written by a foreigner...
linda_xia Analog electronics
FPGA Getting Started ABCs: Coding Style
[if gte mso 9]>Normal07.8 磅02falsefalsefalseMicrosoftInternetExplorer4Let me say a few words off topic first. Regarding the code style part, I tried very hard to write this part well. I revised it 4 t...
tx_xy FPGA/CPLD
Please ignore the points
Just for points...
wisper Embedded System
PCB experience
First time posting, please advise...
kaka22 PCB Design
can't open Verilog Design File
Error (10054): Verilog HDL File I/O error at moire_data.v(9): can't open Verilog Design File "E:kaifabanFPGAprojectmoire_datamoire_data1.txt" The above error always occurs when compiling. The file to ...
yjm19860704 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 232  1123  1243  2089  460  5  23  26  43  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号