A3P030-QNG48I datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> A3P030-QNG48I

A3P030-QNG48I: Descriptionfpga - field programmable gate array 30k system gates; CategoryProgrammable logic devices Programmable logic; File Size7MB，218 Pages; ManufacturerActel; Websitehttp://www.actel.com/; Environmental Compliance

Download Datasheet Parametric View All

A3P030-QNG48I Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	A3P030-QNG48I	-	-	View	Buy Now

A3P030-QNG48I Overview

fpga - field programmable gate array 30k system gates

A3P030-QNG48I Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Actel
package instruction	8 X 8 MM, 0.90 MM HEIGHT, 0.40 MM PITCH, GREEN, QFN-48
Reach Compliance Code	compliant
maximum clock frequency	350 MHz
JESD-30 code	S-XQCC-N48
JESD-609 code	e3
length	6 mm
Configurable number of logic blocks	768
Equivalent number of gates	30000
Number of entries	34
Number of logical units	768
Output times	34
Number of terminals	48
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	768 CLBS, 30000 GATES
Package body material	UNSPECIFIED
encapsulated code	HQCCN
Encapsulate equivalent code	LCC48,.24SQ,16
Package shape	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG
Peak Reflow Temperature (Celsius)	260
power supply	1.5,1.5/3.3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum supply voltage	1.575 V
Minimum supply voltage	1.425 V
Nominal supply voltage	1.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	PURE TIN
Terminal form	NO LEAD
Terminal pitch	0.4 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	6 mm

Preview

Download Datasheet

View All

Revision 9

ProASIC3 Flash Family FPGAs

with Optional Soft ARM Support

Features and Benefits

High Capacity

• 15 k to 1 M System Gates

• Up to 144 kbits of True Dual-Port SRAM

• Up to 300 User I/Os

Reprogrammable Flash Technology

• 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS

Process

• Live at Power-Up (LAPU) Level 0 Support

• Single-Chip Solution

• Retains Programmed Design when Powered Off

High Performance

• 350 MHz System Performance

• 3.3 V, 66 MHz 64-Bit PCI

†

In-System Programming (ISP) and Security

• Secure ISP Using On-Chip 128-Bit Advanced Encryption

Standard (AES) Decryption (except ARM

-enabled ProASIC

devices) via JTAG (IEEE 1532–compliant)

†

• FlashLock

to Secure FPGA Contents

Clock Conditioning Circuit (CCC) and PLL

†

• 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation

• Wide Range Power Supply Voltage Support per JESD8-B,

Allowing I/Os to Operate from 2.7 V to 3.6 V

• Bank-Selectable I/O Voltages—up to 4 Banks per Chip

• Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /

2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X

†

and LVCMOS

2.5 V / 5.0 V Input

• Differential I/O Standards: LVPECL, LVDS, B-LVDS, and

M-LVDS (A3P250 and above)

• I/O Registers on Input, Output, and Enable Paths

• Hot-Swappable and Cold Sparing I/Os

‡

• Programmable Output Slew Rate

†

and Drive Strength

• Weak Pull-Up/-Down

• IEEE 1149.1 (JTAG) Boundary Scan Test

• Pin-Compatible Packages across the ProASIC3 Family

• Six CCC Blocks, One with an Integrated PLL

• Configurable Phase-Shift, Multiply/Divide, Delay Capabilities

and External Feedback

• Wide Input Frequency Range (1.5 MHz to 350 MHz)

• 1 kbit of FlashROM User Nonvolatile Memory

• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM

Blocks (×1, ×2, ×4, ×9, and ×18 organizations)

†

• True Dual-Port SRAM (except ×18)

Low Power

• Core Voltage for Low Power

• Support for 1.5 V-Only Systems

• Low-Impedance Flash Switches

Embedded Memory

†

High-Performance Routing Hierarchy

• Segmented, Hierarchical Routing and Clock Structure

ARM Processor Support in ProASIC3 FPGAs

Advanced I/O

• 700 Mbps DDR, LVDS-Capable I/Os (A3P250 and above)

• M1 ProASIC3 Devices—ARM

Cortex™-M1 Soft Processor

Available with or without Debug

Table 1 • ProASIC3 Product Family

ProASIC3 Devices

Cortex-M1 Devices

System Gates

Typical Equivalent Macrocells

VersaTiles (D-flip-flops)

RAM Kbits (1,024 bits)

4,608-Bit Blocks

FlashROM Kbits

Secure (AES) ISP 2

Integrated PLL in CCCs

VersaNet Globals 3

I/O Banks

Maximum User I/Os

Package Pins

QFN

VQFP

TQFP

PQFP

FBGA

A3P015

15,000

128

384

–

QN68

A3P030

30,000

256

768

–

QN48, QN68,

QN132

VQ100

A3P060

60,000

512

1,536

Yes

QN132

CS121

VQ100

TQ144

FG144

A3P125

125,000

1,024

3,072

Yes

133

QN132

VQ100

TQ144

PQ208

FG144

A3P250

M1A3P250

250,000

2,048

6,144

Yes

157

QN132

VQ100

PQ208

FG144/256

FG144/256/

484

PQ208

FG144/256/

484

PQ208

FG144/256/

484

A3P400

M1A3P400

400,000

–

9,216

Yes

194

A3P600

M1A3P600

600,000

–

13,824

108

Yes

235

A3P1000

M1A3P1000

1,000,000

–

24,576

144

Yes

300

Notes:

1. Refer to the

Cortex-M1

product brief for more information.

2. AES is not available for Cortex-M1 ProASIC3 devices.

3. Six chip (main) and three quadrant global networks are available for A3P060 and above.

4. For higher densities and support of additional features, refer to the

ProASIC3E Flash Family FPGAs

datasheet.

5. The M1A3P250 device does not support this package.

† A3P015 and A3P030 devices do not support this feature.

October 2009

‡ Supported only by A3P015 and A3P030 devices.

ProASIC3 Flash Family FPGAs

Table of Contents

ProASIC3 Device Family Overview

General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1

ProASIC3 DC and Switching Characteristics

General Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1

Calculating Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-6

User I/O Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-15

VersaTile Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-83

Global Resource Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-87

Clock Conditioning Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-92

Embedded SRAM and FIFO Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-94

Embedded FlashROM Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-111

JTAG 1532 Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-112

Actel Safety Critical, Life Support, and High-Reliability Applications Policy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-112

Package Pin Assignments

48-Pin QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1

68-Pin QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-3

132-Pin QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-6

121-Pin CSP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-15

100-Pin VQFP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-18

144-Pin TQFP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-23

208-Pin PQFP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-28

144-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-39

256-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-52

484-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-65

Datasheet Information

List of Changes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-1

Datasheet Categories . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-10

Actel Safety Critical, Life Support, and High-Reliability Applications Policy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-10

Revision 9

Recommended Resources

One of the rechargeable time relay circuits

Radio remote control light switch circuit

Double closed-loop speed control system (single-phase bridge rectifier circuit)

Precision voltage-frequency conversion circuit diagram

Capacitor step-down economical light circuit

Computer motherboard circuit diagram 830_11

CNC system development: Our company is developing CNC systems, but there are some problems with the hardware! If there are hardware engineers, please contact me: slancnc@126.com;...; hyforwin Embedded System

Winners announced, TIVA C Launchpad weekly plans submitted: The "Learn TIVA C Course" event has ended (event details: [/size][size=3][url=https://bbs.eeworld.com.cn/thread-413417-1-1.html]https://bbs.eeworld.com.cn/thread-413417-1-1.html[/url][/size][size=3]),...; phantom7 Microcontroller MCU

How to implement file operations in VxWorks?: How to read and write files in VxWorks? I have a general understanding of the file system, but it still doesn't work on the computer. Can anyone post some code for us to learn from? Thanks in advance!...; czcjpq Real-time operating system RTOS

It is said that Android is open source. Has anyone ported this system?: Tell us about your experience with transplantation!...; 小瑞 Embedded System

Please recommend a driver for driving white light LEDs: I want to find a power management IC, 5V input, to drive white LED, 3 strings of 18 and a total of 54 lamp beads, LED IF = 60mA, please recommend an IC, thank you...; 麻袋 LED Zone

AXD cannot enter debug mode?: My debugging environment is ADS + H-JTAG. AXD can connect to ARM through JTAG, and the memory can be initialized through the obey command of CLI. However, when downloading the .bin file, the following...; xyw Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components