or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1004 Introduction_01.7
Lattice Semiconductor
Table 1-1. LatticeSC Family Selection Guide
1
Device
LUT4s (K)
sysMEM Blocks (18Kb)
Embedded Memory (Mbits)
Max. Distributed Memory (Mbits)
Number of 3.8Gbps SERDES (Max.)
DLLs
Analog PLLs
MACO Blocks
256-ball fpBGA (17 x 17mm)
900-ball fpBGA (31 x 31mm)
1020-ball fcBGA (33 x 33mm)
2
1152-ball fcBGA (35 x 35mm)
3
1704-ball fcBGA (42.5 x 42.5mm)
3
Introduction
LatticeSC/M Family Data Sheet
SC15
15
56
1.03
0.24
8
12
8
4
139/4
300/8
SC25
25
104
1.92
0.41
16
12
8
6
SC40
40
216
3.98
0.65
16
12
8
10
SC80
80
308
5.68
1.28
32
12
8
10
SC115
115
424
7.8
1.84
32
12
8
12
Package I/O/SERDES Combinations (1mm ball pitch)
378/8
476/16
562/16
604/16
660/16
904/32
660/16
942/32
1. The information in this preliminary data sheet is by definition not final and subject to change. Please consult the Lattice web site and your
local Lattice sales office to ensure you have the latest information regarding the specifications for these products as you make critical
design decisions.
2. Organic fcBGA converted to organic fcBGA revision 2 per
PCN #02A-10.
3. Ceramic fcBGA converted to organic fcBGA per
PCN #01A-10.
The LatticeSCM devices add MACO-enabled IP functionality to the base LatticeSC devices. Table 1-2 shows the
type and number of each pre-engineered IP core.
Table 1-2. LatticeSCM Family
Device
flexiMAC Blocks
• 1GbE Mode
• 10GbE Mode
• PCI Express Mode
SPI4.2 Blocks
Memory Controller Blocks
• DDR/DDR2 DRAM Mode
• QDR II/II+ SRAM Mode
• RLDRAM I
• RLDRAM II CIO/SIO
Low-Speed CDR Blocks
PCI Express LTSSM (PHY) Blocks
SCM15
1
1
SCM25
2
2
SCM40
2
2
SCM80
2
2
SCM115
4
2
1
2
2
2
2
0
1
0
0
2
2
2
2
2
2
Note: See each IP core user’s guide for more information about support for specific LatticeSCM devices.
Introduction
The LatticeSC family of FPGAs combines a high-performance FPGA fabric, high-speed SERDES, high-perfor-
mance I/Os and large embedded RAM in a single industry leading architecture. This FPGA family is fabricated in a
state of the art technology to provide one of the highest performing FPGAs in the industry.
This family of devices includes features to meet the needs of today’s communication network systems. These fea-
tures include SERDES with embedded advance PCS (Physical Coding sub-layer), up to 7.8 Mbits of sysMEM
embedded block RAM, dedicated logic to support system level standards such as RAPIDIO, SPI4.2, SFI-4, UTO-
PIA, XGMII and CSIX. The devices in this family feature clock multiply, divide and phase shift PLLs, numerous
1-2
Lattice Semiconductor
Introduction
LatticeSC/M Family Data Sheet
DLLs and dynamic glitch free clock MUXs which are required in today’s high end system designs. High-speed,
high-bandwidth I/O make this family ideal for high-throughput systems.
The ispLEVER
®
design tool from Lattice allows large complex designs to be efficiently implemented using the Lat-
ticeSC family of FPGA devices. Synthesis library support for LatticeSC is available for popular logic synthesis tools.
The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place
and route the design in the LatticeSC device. The ispLEVER tool extracts the timing from the routing and back-
annotates it into the design for timing verification.
Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE™ modules for the LatticeSC family.
By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design,
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
I thought the company would organize a tour around Beijing, but who knew that we ended up going to a remote Miyun County in the far north of the country. 555~~~~~~~ Finally, I had to dump the boss and...
[size=4]hello~~Good Monday everyone~~Did you have a good weekend~~I was really busy this weekend and fell asleep as soon as I got home at night~~And then I deeply felt that the treatment was better wh...
I created a sub-project in wince to implement the USB HOST driver, but when I call [color=#0000FF]IssueBulkTransfer[/color], an error message appears: [color=#FF0000]error LNK2019: unresolved external...
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:02[/i] There are many electronic products nowadays. If we know more about the technical indicators of these products, we will have more...
I’ve been very busy lately, but I still have to consider other things. If I don’t consider something, they will get angry with me, but I don’t want to explain anything. I’m so tired, so tired......
A parallel inverter consists of two thyristors (T1 and T2), a capacitor, a center-tapped transformer, and an inductor. The thyristors provide a current path, while the inductor L maintains a consta...[Details]
With the rapid development of technology, automotive intelligence is increasing at an unprecedented rate. This not only enhances vehicle functionality and comfort, but also places higher deman...[Details]
In recent years, many people have switched to new energy vehicles, and this type of vehicle has indeed been highly sought after and is considered the future direction of automobile development, and...[Details]
For healthcare professionals, accurate diagnosis and treatment are crucial for a clear picture of a person's health. However, healthcare professionals often rely on tests at medical facilities, cli...[Details]
Gross profit margin jumped from 13.6% in the first half of last year to 25.9%, almost doubling year-on-year.
On August 21, RoboSense released its interim performance report, in which the...[Details]
On August 22, South Korean media Nate reported on the 20th local time that Samsung Electronics is introducing Hyper Cell technology into its most advanced 2nm process technology, striving to improv...[Details]
PowiGaN achieves 95% efficiency at both light and full loads, meeting critical operational and safety requirements.
DARWIN, Australia and SAN JOSE, Calif.,
August 22, 2025 – Powe...[Details]
A patent disclosed by Ford proposes replacing traditional segmented side curtain airbags with integrated full-width side curtain airbags that span the side of the vehicle and can be deployed simult...[Details]
Wearable technology is taking off, with applications evolving rapidly, from smartwatches to fitness trackers and even smart wigs! Bluetooth Smart is at the center of this revolution. This is the se...[Details]
Renesas Electronics introduces a new USB-C power solution with an innovative three-level topology.
Improve performance while reducing system size
New solution combines excel...[Details]
This article uses the Allwinner T507 quad-core automotive-grade processor as the development board. This article explains how to configure Ethernet for the T507 development board. Other boards may ...[Details]
• Standard message
1: Speed control
• Standard Telegram
2: Speed Control
• Standard Telegram
3: Speed/Position Control (used when the 1200 is configured as a TO)
...[Details]
The number of new energy vehicles in use is increasing, and there are multiple choices available. New energy vehicles can be divided into hybrid and pure electric, and the types of hybrid include m...[Details]
We often notice that some safety light curtains have EDM function. What does EDM mean here? What is its function?
The full name of EDM is External Device Monitor, which means external device m...[Details]
Oslo, Norway – August 18, 2025 – Nordic Semiconductor ("Nordic"), a leading global provider of low-power wireless technology, announced that it will participate in the International Internet of Thi...[Details]
stm32/stm8
京公网安备 11010802033920号
EEWORLD
