EEWORLDEEWORLDEEWORLD

Part Number

Search

ISP1032E

Description
high-density programmable logic
File Size297KB,17 Pages
ManufacturerAll Sensors
Download Datasheet View All

ISP1032E Overview

high-density programmable logic

ispLSI and pLSI 1032E
®
®
High-Density Programmable Logic
Features
• HIGH DENSITY PROGRAMMABLE LOGIC
— 6000 PLD Gates
— 64 I/O Pins, Eight Dedicated Inputs
— 192 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
• HIGH PERFORMANCE E
2
CMOS
®
TECHNOLOGY
f
max
= 125 MHz Maximum Operating Frequency
t
pd
= 7.5 ns Propagation Delay
— TTL Compatible Inputs and Outputs
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100% Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
• ispLSI OFFERS THE FOLLOWING ADDED FEATURES
— In-System Programmable (ISP™) 5-Volt Only
— Increased Manufacturing Yields, Reduced Time-to-
Market and Improved Product Quality
— Reprogram Soldered Devices for Faster Prototyping
• OFFERS THE EASE OF USE AND FAST SYSTEM
SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY
OF FIELD PROGRAMMABLE GATE ARRAYS
— Complete Programmable Device Can Combine Glue
Logic and Structured Designs
— Enhanced Pin Locking Capability
— Four Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control to
Minimize Switching Noise
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
• ispLSI DEVELOPMENT TOOLS
ispVHDL™ Systems
— VHDL/Verilog-HDL/Schematic Design Options
— Functional/Timing/VHDL Simulation Options
ispDS™ Software
— Lattice HDL or Boolean Logic Entry
— Functional Simulator and Waveform Viewer
ispDS+™ HDL Synthesis-Optimized Logic Fitter
— Supports Leading Third-Party Design Environments
for Schematic Capture, Synthesis and Timing
Simulation
— Static Timing Analyzer
ISP Daisy Chain Download Software
Functional Block Diagram
Output Routing Pool
D7 D6 D5 D4 D3 D2 D1 D0
A0
D Q
C7
Output Routing Pool
A2
A3
A4
A5
A6
A7
D Q
Logic
Array
C5
D Q
GLB
C4
C3
D Q
C2
C1
Global Routing Pool (GRP)
B0 B1 B2 B3 B4 B5 B6 B7
Output Routing Pool
C0
CLK
Description
The ispLSI and pLSI 1032E are High Density Program-
mable Logic Devices containing 192 Registers, 64
Universal I/O pins, eight Dedicated Input pins, four Dedi-
cated Clock Input pins and a Global Routing Pool (GRP).
The GRP provides complete interconnectivity between
all of these elements. The ispLSI 1032E features 5-Volt
in-system programmability and in-system diagnostic ca-
pabilities. The ispLSI 1032E device offers non-volatile
reprogrammability of the logic, as well as the intercon-
nects to provide truly reconfigurable systems. It is
architecturally and parametrically compatible to the pLSI
1032E device, but multiplexes four input pins to control
in-system programming. A functional superset of the
ispLSI and pLSI 1032 architecture, the ispLSI and pLSI
1032E devices add two new global output enable pins.
The basic unit of logic on the ispLSI and pLSI 1032E
devices is the Generic Logic Block (GLB). The GLBs are
labeled A0, A1…D7 (see Figure 1). There are a total of 32
GLBs in the ispLSI and pLSI 1032E devices. Each GLB
has 18 inputs, a programmable AND/OR/Exclusive OR
array, and four outputs which can be configured to be
either combinatorial or registered. Inputs to the GLB
come from the GRP and dedicated inputs. All of the GLB
outputs are brought back into the GRP so that they can
be connected to the inputs of any GLB on the device.
Copyright © 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
Output Routing Pool
0139A(A1)-isp
A1
C6
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 681-0118; 1-800-LATTICE; FAX (503) 681-3037; http://www.latticesemi.com
July 1997
1032E_05
1
max32630 lighting and virtual serial port
After getting the pack under keil, I can finally debug it. However, the first lighting program shows that the LED never lights up. I have no choice but to study the virtual serial port. In the install...
star_66666 DIY/Open Source Hardware
What is Spread Spectrum Gain?
What is Spread Spectrum Gain? Usually, when measuring the anti-interference capability of a spread spectrum system, the concept of "processing gain" is introduced. It is also generally called spread s...
吸铁石上 RF/Wirelessly
VS 2005 +WINCE 6.0 Programming Implementation
I am completing a design recently, the title is "MPEG mobile video player based on WINCE". I have just started, and the development environment I use is VS2005 + WINCE6.0. I need to implement it on th...
双手互搏 Embedded System
PIR sensor module manufacturers
Hello everyone!Can you recommend a famous manufacturer of PIR sensor modules? I want to reduce the price of the product. The working conditions of the current module are relatively stable, but the pri...
wzk198005 Analog electronics
Inverter and Motor Control
Inverter and Motor Control Design Considerations Our integrated circuits and reference designs help you create inverter and motor control designs that efficiently convert DC power to AC power to drive...
qwqwqw2088 Analogue and Mixed Signal
Component duplication problem in PCB diagram
After drawing the PCB, I need to copy the components into Wrod. Is there any way to copy them? I can't copy them directly! Anyone with experience can help me, thank you!...
zhao123ou Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 683  2329  140  2296  845  14  47  3  17  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号