EEWORLDEEWORLDEEWORLD

Part Number

Search

SAA5249GP/E

Description
integrated vip and teletext with background memory controller ivt1.1bmcx
CategoryOther integrated circuit (IC)    Consumption circuit   
File Size812KB,44 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Download Datasheet Parametric Compare View All

SAA5249GP/E Overview

integrated vip and teletext with background memory controller ivt1.1bmcx

SAA5249GP/E Parametric

Parameter NameAttribute value
Parts packaging codeQFP
package instructionQFP, QFP64,.7X.95,40
Contacts64
Reach Compliance Codecompli
Commercial integrated circuit typesTELETEXT DECODER
Crystal frequency nominal27 MHz
External page memory supportYES
JESD-30 codeR-PQFP-G64
JESD-609 codee3
length20 mm
Number of lines per frame625
Number of terminals64
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Package body materialPLASTIC/EPOXY
encapsulated codeQFP
Encapsulate equivalent codeQFP64,.7X.95,40
Package shapeRECTANGULAR
Package formFLATPACK
power supply5 V
Certification statusNot Qualified
Maximum seat height3.3 mm
Maximum slew rate120 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
surface mountYES
technologyBIPOLAR
Temperature levelCOMMERCIAL
Terminal surfaceTIN
Terminal formGULL WING
Terminal pitch1 mm
Terminal locationQUAD
video input processorYES
width14 mm
Base Number Matches1
INTEGRATED CIRCUITS
DATA SHEET
SAA5249
Integrated VIP and Teletext with
Background Memory Controller
(IVT1.1BMCX)
Preliminary specification
Supersedes data of December 1993
File under Integrated Circuits, IC02
1996 Nov 07

SAA5249GP/E Related Products

SAA5249GP/E SAA5249P
Description integrated vip and teletext with background memory controller ivt1.1bmcx integrated vip and teletext with background memory controller ivt1.1bmcx
RT-Thread device framework learning I2C device
RT-Thread learning record 1. New Studio Project 2. Brief description of console usage 3. PIN device framework learning 4.UART device framework learningI2C DevicesRT-Thread's I2C uses software simulati...
ID.LODA Embedded System
Motor Control Feedback Sampling Timing Using the ADSP-CM408F ADC Controller
Motor Control Feedback Sampling Timing Using the ADSP-CM408F ADC Controller...
蓝雨夜 ADI Reference Circuit
Research on DC Inverter
Research on DC Inverter...
tonytong Power technology
Matrix-Vector Derivative Law
One of the necessary foundations in deep learning....
freebsder Download Centre
Communication between FPGA and DSP
Cross-clock domain design : FIFO, dual RAM, RAM+MUX, etc.Write FPGA programs to implement DSP peripheralsWrite DSP programs to access the internal memory of FPGA through EMIF interface...
ustczhujian FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2278  2616  1605  1932  2752  46  53  33  39  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号