or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1003 Introduction_01.0
Lattice Semiconductor
Introduction
LA-MachXO Automotive Family Data Sheet
high-security, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and
careful design will provide the high pin-to-pin performance also associated with CPLDs.
The ispLEVER
®
design tools from Lattice allow complex designs to be efficiently implemented using the LA-
MachXO automotive family of devices. Popular logic synthesis tools provide synthesis library support for LA-
MachXO. The ispLEVER tools use the synthesis tool output along with the constraints from its floor planning tools
to place and route the design in the LA-MachXO device. The ispLEVER tool extracts the timing from the routing
and back-annotates it into the design for timing verification.
1-2
LA-MachXO Automotive Family Data Sheet
Architecture
February 2007
Data Sheet DS1003
Architecture Overview
The LA-MachXO family architecture contains an array of logic blocks surrounded by Programmable I/O (PIO).
Some devices in this family have sysCLOCK PLLs and blocks of sysMEM™ Embedded Block RAM (EBRs). Fig-
ures 2-1, 2-2, and 2-3 show the block diagrams of the various family members.
The logic blocks are arranged in a two-dimensional grid with rows and columns. The EBR blocks are arranged in a
column to the left of the logic array. The PIO cells are located at the periphery of the device, arranged into Banks.
The PIOs utilize a flexible I/O buffer referred to as a sysIO interface that supports operation with a variety of inter-
face standards. The blocks are connected with many vertical and horizontal routing channel resources. The place
and route software tool automatically allocates these routing resources.
There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and the Programmable Functional
unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM, and register func-
tions. The PFF block contains building blocks for logic, arithmetic, ROM, and register functions. Both the PFU and
PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and effectively. Logic
blocks are arranged in a two-dimensional array. Only one type of block is used per row.
In the LA-MachXO family, the number of sysIO Banks varies by device. There are different types of I/O Buffers on
different Banks. See the details in later sections of this document. The sysMEM EBRs are large, dedicated fast
memory blocks; these blocks are found only in the larger devices. These blocks can be configured as RAM, ROM
or FIFO. FIFO support includes dedicated FIFO pointer and flag “hard” control logic to minimize LUT use.
The LA-MachXO architecture provides up to two sysCLOCK™ Phase Locked Loop (PLL) blocks on larger devices.
These blocks are located at either end of the memory blocks. The PLLs have multiply, divide, and phase shifting
capabilities that are used to manage the frequency and phase relationships of the clocks.
Every device in the family has a JTAG Port that supports programming and configuration of the device as well as
access to the user logic. The LA-MachXO devices are available for operation from 3.3V, 2.5V, 1.8V, and 1.2V power
supplies, providing easy integration into the overall system.
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
2-1
DS1003
Architecture_01.2
Lattice Semiconductor
Figure 2-1. Top View of the LA-MachXO1200 Device
1
Architecture
LA-MachXO Automotive Family Data Sheet
PIOs Arranged into
sysIO Banks
sysMEM Embedded
Block RAM (EBR)
Programmable
Functional Units
with RAM (PFUs)
Programmable
Functional Units
without RAM (PFFs)
sysCLOCK
PLL
JTAG Port
1. Top view of the LA-MachXO2280 device is similar but with higher LUT count, two PLLs, and three EBR blocks.
I majored in computer science during my undergraduate studies, and I want to study FPGA in my graduate studies, but I always have no idea where to start. I don’t know whether I should go for training ...
Why is it that when I refuse to listen, the ringing interface always pops up for about 2 seconds and then closes automatically? How can I solve this problem? In theory, the ringing interface should no...
I downloaded Cadence software a few days ago, mainly to check chip packaging information. There are two main files, one is in pad format, which can be opened, and the other is in psm format, which can...
The procedure is as follows#includeunsigned int count=0; unsigned int count1=0; sbit P15=P1^5 ;//Buzzermain() { TMOD=0X01;//Select timer 0 mode 1 TH0=(65536-50000)/256;//Timer initial value, timing 50...
[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]tiankai001[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and...
I have a question: Defining the stack in RT is a hassle. How can we use FinSH shell to view the maximum depth of the stack used by a thread? Can anyone tell me? . . . ....
Traditional broadcasting systems generally need to be operated manually at a fixed time, and can only realize one-way broadcasting with few functions. Traditional bell ringing equipment has a singl...[Details]
1 Introduction
The high temperature tester is mainly used for temperature tracking measurement and data acquisition during the heating process. By systematically analyzing the test data, the...[Details]
1. Circuit composition
The whole circuit consists of two parts:
1. Power saving control circuit
As shown in the figure below. Including delay circuit and drive circuit.
(1) Delay ci...[Details]
1. Introduction
With the growth of parking demand, the scale of parking lots is becoming larger and larger. A lot of research has been done on intelligent parking lots in China, but most of th...[Details]
Do you often have to add brake fluid to your car's brakes? The fact that you need to pump out the brake fluid to make sure there is no gas in the brake fluid line may not be done by the car owner h...[Details]
Converged processors meet scalability requirements
In current embedded system design, solutions based on MCU, DSP, FPGA and ASIC account for more than 90% of the market share. These solutions ...[Details]
Due to the significant increase in electronic devices in automotive and industrial applications, the automotive and industrial markets continue to play an important role in China's electronics in...[Details]
For a long time, due to the limitation of hardware conditions, the display devices of traditional small handheld devices such as PDA are usually monochrome LCD, and the user interface is very simpl...[Details]
To differentiate their products in a crowded and competitive market, manufacturers of handheld devices often consider battery life and power management as key selling points for cell phones, PDAs, ...[Details]
July 11, 2012, Beijing - Altera Corporation (NASDAQ: ALTR) today announced the launch of 40-Gbps Ethernet (40GbE) and 100-Gbps Ethernet (100GbE) intellectual property (IP) core products. These core...[Details]
We know that microcontroller development tools generally include real-time online emulators and programmers. Among them, online emulators are very good tools, but they are also more expensive...[Details]
1 Introduction
Building Automation System (BAS) is a distributed monitoring system (DCS) designed according to distributed information and control theory. It is the result of the mutual de...[Details]
1 Introduction
With the development of control, computer, communication, network technology, etc., a new control technology, namely fieldbus, has emerged in the field of industrial control...[Details]
Nippon Electric Works and Volvo Technology Japan have developed a wireless power supply system for electric vehicles (EVs). Using this system, the two companies have successfully conducted an exper...[Details]
In the single-chip microcomputer system, in addition to display devices, sound devices are often used, and the most common sound device is the buzzer. Buzzers are generally used for some low-demand...[Details]
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
