EEWORLDEEWORLDEEWORLD

Part Number

Search

5962G9475404VXX

Description
OT PLD, 20ns, CMOS, 0.450 X 0.640 INCH, FP-24
CategoryProgrammable logic devices    Programmable logic   
File Size275KB,21 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962G9475404VXX Overview

OT PLD, 20ns, CMOS, 0.450 X 0.640 INCH, FP-24

5962G9475404VXX Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeDFP
package instructionDFP,
Contacts24
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Other features10 MACROCELLS
maximum clock frequency32 MHz
JESD-30 codeR-XDFP-F24
Dedicated input times11
Number of I/O lines10
Number of terminals24
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize11 DEDICATED INPUTS, 10 I/O
Output functionMACROCELL
Package body materialUNSPECIFIED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
Programmable logic typeOT PLD
propagation delay20 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height2.921 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose500k Rad(Si) V
width9.779 mm
Base Number Matches1
Standard Products
UT22VP10 Universal RAD
PAL
TM
Data Sheet
November 2000
FEATURES
q
High speed Universal RAD
PAL
- tPD: 15.5ns, 20ns, 25ns maximum
-
-
-
fMAX1: 33MHz maximum external frequency
Supported by industry-standard programmer
Amorphous silicon anti-fuse
q
Radiation-hardened process and design; total dose irradia-
tion testing to MIL-STD-883, Method 1019
- Total dose: 1.0E6 rads(Si)
- Upset threshold 50 MeV-cm
2
/mg (min)
- Latchup immune(LET>109 MeV-cm
2
/mg)
q
QML Q & V compliant
q
Packaging options:
- 24-pin 100-mil center DIP (0.300 x 1.2)
- 24-lead flatpack (.45 x .64)
- 28-lead quad-flatpack (.45 x .45)
q
Standard Military Drawing 5962-94754 available
q
Variable product terms, 8 to 16 per output
q
10 user-programmable output macrocells
- Registered or combinatorial operation
- Output driver polarity control selectable
- Two feedback paths available
q
Asynchronous and synchronous RAD
PAL
operation
- Synchronous PRESET
- Asynchronous RESET
q
Up to 22 input and 10 output drivers may be configured
- CMOS & TTL-compatible input and output levels
- Three-state output drivers
13
12
11
10
9
8
7
6
5
4
3
2
1
V
SS
Reset
PROGRAMMABLE ARRAY LOGIC
(132 X 44)
8
10
12
14
16
16
14
12
10
8
Preset
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
CP
V
DD
14
15
16
17
18
19
20
21
22
23
24
Figure 1. Block Diagram
1
Help!!! How can I use an SD card to access fonts on a LCD without fonts?
Asking for help from friends in the forum!!!I am making a handheld device. Currently I am using a font-free LCD. I want to use an SD card to store and display fonts dynamically!How to operate it speci...
anboapple MCU
What's going on with this KICAD failure?
There is nothing wrong with the arrow, why is there an error in the check?These are the network labels and device pins...
btty038 PCB Design
BGA package FPGA pins scattered
There is an FPGA on the PCB, Spartan-6, which is a BGA package. After the layout is completed, I want to fan out the pins first, and then fine-tune the layout. However, using the fan out in Altium can...
蚂蚁逛街 PCB Design
ADI RAQ: What are the most common problems with precision analog circuits?
It could be a grounding error, but there are many other common mistakes. These are mostly caused by carelessness; engineers are human and can forget things. Don’t forget to read the data sheet. (Appli...
雨中 ADI Reference Circuit
Regarding the strange problem of SMT8AH6126 port, please give me some advice
I am currently using SMT8AH6126 and have encountered a port problem. The PD0 port is used as an input, and PD0 is connected to another chip, which normally outputs 3.3V.1. I use PD0 as an input, and t...
lsbeilei stm32/stm8
EEWORLD University Hall----On-time Atom NIOS II Video Tutorial
Zhengdian Atom NIOS II video tutorial : https://training.eeworld.com.cn/course/4907The Nios II series soft-core processor is Altera's second-generation FPGA embedded processor, with a performance of m...
JFET FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 849  1609  2751  2478  2135  18  33  56  50  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号