EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3521AC-1C128-7U340.000000Y

Description
LVPECL Output Clock Oscillator, 340MHz Nom, QFN, 10 PIN
CategoryPassive components    oscillator   
File Size1MB,45 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT3521AC-1C128-7U340.000000Y Overview

LVPECL Output Clock Oscillator, 340MHz Nom, QFN, 10 PIN

SIT3521AC-1C128-7U340.000000Y Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145144985264
package instructionLCC10,.12X.2,50/40
Reach Compliance Codeunknown
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL6.79
maximum descent time0.29 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals10
Nominal operating frequency340 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVPECL
Output load50 OHM
Encapsulate equivalent codeLCC10,.12X.2,50/40
physical size5.0mm x 3.2mm x 0.9mm
longest rise time0.29 ns
Maximum supply voltage3.08 V
Minimum supply voltage2.52 V
Nominal supply voltage2.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
SiT3521
1 to 340 MHz Elite Platform I2C/SPI Programmable Oscillator
Description
The
SiT3521
is an ultra-low jitter, user programmable
oscillator which offers the system designer great flexibility
and functionality.
The device supports two in-system programming options
after powering up at a default, factory programmed startup
frequency:
Features
Any-frequency mode where the clock output can be
re-programmed to any frequency between 1 MHz and
340 MHz in 1 Hz steps
Digitally controlled oscillator (DCO) mode where the clock
output can be steered or pulled by up to ±3200 ppm with
5 to 94 ppt (parts per trillion) resolution.
The device’s default start-up frequency is specified in the
ordering code. User programming of the device is achieved
via I
2
C or SPI. Up to 16 I
2
C addresses can be specified by
the user either as a factory programmable option or via
hardware pins, enabling the device to share the I
2
C with
other I
2
C devices.
The SiT3521 utilizes SiTime’s unique DualMEMS
®
temperature sensing and TurboCompensation
®
technology
to deliver exceptional dynamic performance:
Programmable frequencies (factory or via I
2
C/SPI)
from 1 MHz to 340 MHz
Digital frequency pulling (DCO) via I
2
C/SPI
Output frequency pulling with perfect pull linearity
13 programmable pull range options to
±3200
ppm
Frequency pull resolution as low as 5 ppt (0.005 ppb)
0.21 ps typical integrated phase jitter (12 kHz to 20 MHz)
Integrated LDO for on-chip power supply noise filtering
0.02 ps/mV PSNR
-40°C to 105°C operating temperature
LVPECL, LVDS, or HCSL outputs
Programmable LVPECL, LVDS Swing
LVDS Common Mode Voltage Control
RoHS and REACH compliant, Pb-free, Halogen-free
and Antimony-free
Applications
Resistant to airflow and thermal shock
Resistant to shock and vibration
Superior power supply noise rejection
Combined with wide frequency range and user
programmability, this device is ideal for telecom, networking
and industrial applications that require a variety of
frequencies and operate in noisy environment.
Ethernet: 1/10/40/100/400 Gbps
G.fast and xDSL
Optical Transport: SONET/SDH, OTN
Clock and data recovery
Processor over-clocking
Low jitter clock generation
Server, storage, datacenter
Test and measurement
Broadcasting
Block Diagram
Package Pinout
(10-Lead QFN, 5.0 x 3.2 mm)
SD
SC
A/
M
LK ISO
10
9
OE / NC
OE / NC
GND
1
8
VDD
OUT-
OUT+
2
7
3
4
5
6
A1 A0
/N /N
C/ C/
M SS
O
SI
Figure 1. SiT3521 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 14
for Pin Descriptions)
Rev 1.01
30 April 2021
www.sitime.com
Xilinx FPGA block RAM usage problem
Xilinx's block RAM is limited to 18K, but I only use 9K in each block RAM. Can one block RAM be divided into two 9K ones? ??? ??? ??? ??? ??? ???...
mlk123 FPGA/CPLD
The 18th Undergraduate Optional Electronic Design Competition
The 18th Undergraduate Optional Electronic Design Competition...
wangwei20060608 MCU
What's the problem with my protel pcb not opening?
I use protel 99 se. It was working fine two days ago, but after I drew a picture last night, I couldn't open the pcb. I don't know what the problem is. Every time I open it, it always shows "format '%...
yygy Embedded System
Using LM723 to provide DC adjustable voltage regulated power supply with overcurrent protection
[size=4] DC adjustable voltage regulated power supply with overcurrent protection The main component of this power supply is a universal voltage regulated integrated block, which contains startup circ...
fish001 Analogue and Mixed Signal
How to read two bytes (16-bit data) in a row using 2553 hardware I2C
I can read and write AT24C02 normally with the program of kevin520. Now I want to read and write RDA5820. The data register of RDA5820 is 16 bits. Each time it reads, it will send two bytes of data co...
fatum Microcontroller MCU
zstack will use the principle of specifying short addresses
Sometimes we hope to manually specify the short address of a Zigbee node. However, this is not possible in theory for Zigbee 2006 and 2007, which use a tree-type address allocation scheme. If you spec...
kata RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 176  2409  2433  1201  2640  4  49  25  54  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号