EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT9367AC-5B1-30E220.00001

Description
LVPECL Output Clock Oscillator, 220.00001MHz Nom, PQFD-6
CategoryPassive components    oscillator   
File Size1MB,18 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT9367AC-5B1-30E220.00001 Overview

LVPECL Output Clock Oscillator, 220.00001MHz Nom, PQFD-6

SIT9367AC-5B1-30E220.00001 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145142090523
package instructionDILCC6,.1,43
Reach Compliance Codeunknown
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL7.04
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT
maximum descent time0.32 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals6
Nominal operating frequency220.00001 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVPECL
Output load50 OHM
Encapsulate equivalent codeDILCC6,.1,43
physical size3.2mm x 2.5mm x 0.85mm
longest rise time0.32 ns
Maximum supply voltage3.3 V
Minimum supply voltage2.7 V
Nominal supply voltage3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)

SIT9367AC-5B1-30E220.00001 Preview

SiT9367
220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator
Description
The
SiT9367
is a 220.000001 MHz to 725 MHz
differential MEMS XO engineered for low-jitter
applications. Utilizing SiTime’s unique DualMEMS™
temperature
sensing
and
TurboCompensation™
technology, the SiT9367 delivers exceptional dynamic
performance by providing resistance to airflow, thermal
gradients, shock and vibration. This device also
integrates multiple on-chip regulators to filter power
supply noise, eliminating the need for a dedicated
external LDO.
The SiT9367 can be factory programmed for any
combination of frequency, stability, voltage, and output
signaling. Programmability enables designers to optimize
clock configurations while eliminating long lead times and
customization costs associated with quartz devices
where each frequency is custom built.
The wide frequency range and programmability makes
this device ideal for telecom, networking, and industrial
applications that require a variety of frequencies and
operate in noisy environments.
Refer to
Manufacturing Notes
for proper reflow profile,
tape and reel dimension, and other manufacturing
related information.
Features
Any frequency between 220.000001 MHz and 725 MHz,
accurate to 6 decimal places.
For HCSL output signaling, maximum frequency is
500 MHz.
Contact SiTime
for higher frequency options.
(For additional frequencies, refer to
SiT9366
and
SiT9365
datasheets)
LVPECL, Low-swing LVPECL, LVDS and HCSL output
signaling
0.1ps RMS phase jitter (random) for Ethernet applications
Frequency stability as low ±10 ppm
Wide temperature range from -40°C to 105°C
Contact SiTime
for higher temperature range options
Industry-standard packages: 3.2 x 2.5 mm , 7.0 x 5.0 mm
2
and 5.0 x 3.2 mm package
2
2
Applications
100 Gbps Ethernet, SONET, SATA, SAS,
Fibre Channel
Telecom, networking, instrumentation, storage, servers
Block Diagram
Package Pinout
OE/NC
NC
GND
1
6
VDD
OUT-
OUT+
2
5
3
4
Figure 1. SiT9367 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 6
for Pin Descriptions)
Rev 1.06
August 17, 2019
www.sitime.com
SiT9367
220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator
Ordering Information
SiT9367AC - 1B2-33E322.265625T
Part Family
“SiT9367”
Packaging
“T”, “Y”, “D” or “E”
Refer to table below for packing method
[1]
Leave Blank for Bulk
Revision Letter
“A” is the revision of Silicon
Frequency
Temperature Range
“C”: Extended Commercial, -20 to 70°C
“I”: Industrial, -40 to 85°C
“B”: -40 to 95°C
“E”: Extended Industrial, -40 to 105°C
220.00001 to 725 MHz for LVDS and
LVPECL output drivers
[2]
220.00001 to 500 MHz for HCSL driver
Feature Pin
“N”: No Connect
“E”: Output Enable
Signalling Type
“1”: LVPECL
“2”: LVDS
“4”: HCSL
“5”: Low-swing LVPECL
Voltage Supply
“25”: 2.5 V ±10%
“28”: 2.8 V ±10%
“30”: 3.0 V ±10%
“33”: 3.3 V ±10%
Package Size
“B”: 3.2 x 2.5 mm
“C”: 5.0 x 3.2 mm with center pad
“E”: 7.0 x 5.0 mm with center pad
Frequency Stability
“F”:
“1”:
“2”:
“3”:
±10 ppm
±20 ppm
±25 ppm
±50 ppm
Notes:
1. Bulk is available for sampling only.
2.
Contact SiTime
for higher frequency HCSL options.
Table 1. Ordering Codes for Supported Tape & Reel Packing Method
Device Size
(mm x mm)
7.0 x 5.0
5.0 x 3.2
3.2 x 2.5
D
E
8 mm T&R
(3ku)
8 mm T&R
(1ku)
12 mm T&R
(3ku)
T
12 mm T&R
(1ku)
Y
16 mm T&R
(3ku)
T
16 mm T&R
(1ku)
Y
Rev 1.06
Page 2 of 18
www.sitime.com
SiT9367
220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator
TABLE OF CONTENTS
Description ................................................................................................................................................................................... 1
Features ....................................................................................................................................................................................... 1
Applications .................................................................................................................................................................................. 1
Block Diagram .............................................................................................................................................................................. 1
Package Pinout ............................................................................................................................................................................ 1
Ordering Information .................................................................................................................................................................... 2
Electrical Characteristics .............................................................................................................................................................. 2
Waveform Diagrams..................................................................................................................................................................... 6
Termination Diagrams .................................................................................................................................................................. 8
LVPECL and Low-swing LVPECL ......................................................................................................................................... 8
LVDS................................................................................................................................................................................... 10
HCSL .................................................................................................................................................................................. 11
2
Dimensions and Patterns ― 3.2 x 2.5 mm ................................................................................................................................ 12
2
Dimensions and Patterns ― 5.0 x 3.2 mm ................................................................................................................................ 12
2
Dimensions and Patterns ― 7.0 x 5.0 mm ................................................................................................................................ 13
Additional Information................................................................................................................................................................. 14
Revision History ......................................................................................................................................................................... 15
Rev 1.06
Page 2 of 18
www.sitime.com
SiT9367
220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator
Electrical Characteristics
All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage
with standard output termination shown in the termination diagrams. Typical values are at 25°C at nominal supply voltage.
Table 2. Electrical Characteristics – Common to LVPECL, Low-swing LVPECL, LVDS and HCSL
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
220.000001
-10
-20
-25
-50
First Year Aging
5 Year Aging
10 Year Aging
20 Year Aging
Operating Temperature Range
F_1y
F_5y
F_10y
F_20y
T_use
-0.7
-1.1
-1.3
-1.5
-20
-40
-40
-40
Supply Voltage
Vdd
2.97
2.70
2.52
2.25
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
Duty Cycle
Startup Time
OE Enable/Disable Time
VIH
VIL
Z_in
DC
T_start
T_oe
70%
45
Typ.
±0.4
±0.7
±0.8
±1.0
3.30
3.00
2.80
2.50
100
Max.
725
+10
+20
+25
+50
+0.7
+1.1
+1.3
+1.5
+70
+85
+95
+105
3.63
3.30
3.08
2.75
30%
-
55
3.0
3.8
Unit
MHz
ppm
ppm
ppm
ppm
ppm
ppm
ppm
ppm
°C
°C
°C
°C
V
V
V
V
Vdd
Vdd
%
ms
µs
Measured from the time Vdd reaches its rated minimum value.
f = 322.265625 MHz. Measured from the time OE pin reaches rated
VIH and VIL to the time clock pins reach 90% of swing and high-Z.
See
Figure 8
and
Figure 9
Pin 1, OE
Pin 1, OE
Pin 1, OE logic high or logic low
Extended Industrial
At 85°C
At 85°C
At 85°C
At 85°C
Extended Commercial
Industrial
Condition
Accurate to 6 decimal places
Inclusive of initial tolerance, operating temperature, rated power
supply voltage and load variations
Frequency Range
Frequency Stability
Temperature Range
Supply Voltage
Input Characteristics
Output Characteristics
Startup and OE Timing
Rev 1.06
Page 2 of 18
www.sitime.com
SiT9367
220 MHz to 725 MHz Ultra-low Jitter Differential Oscillator
Table 3. Electrical Characteristics – LVPECL Specific
Parameter
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Maximum Output Current
Output High Voltage
Output Low Voltage
Output Differential Voltage Swing
Rise/Fall Time
Output High Voltage
Output Low Voltage
Output Differential Voltage
Swing
Rise/Fall Time
RMS Period Jitter
[3]
Symbol
Idd
I_OE
I_leak
I_driver
VOH
VOL
V_Swing
Tr, Tf
VOH
VOL
V_Swing
Tr, Tf
T_jitt
T_phj
Min.
Vdd-1.15
Vdd-2.0
1.2
Typ.
0.15
1.6
225
Max.
94
63
33
Vdd-0.7
Vdd-1.5
2.0
330
Unit
mA
mA
A
mA
V
V
V
ps
Condition
Excluding Load Termination Current, Vdd = 3.3V or 2.5V
OE = Low
OE = Low
Maximum average current drawn from OUT+ or OUT-
See
Figure 4
See
Figure 4
See
Figure 5
20% to 80%, see
Figure 5
Current Consumption
Output Characteristics for LVPECL
Output Characteristics for Low-swing LVPECL
Vdd-1.2
Vdd-0.75
V
See
Figure 4
Vdd-1.8
0.4
0.4
1
1
225
1.0
0.220
Vdd-1.25
1.2
1.6
320
1.6
0.270
V
V
V
ps
Ps
Ps
See
Figure 4
Output frequency 1 to 220 MHz, See
Figure 5
Output frequency greater than 220 MHz, See
Figure 5
20% to 80%. See
Figure 5
f = 100, 156.25 or 212.5 MHz, Vdd = 3.3V or 2.5V
f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all
Vdd levels, includes spurs. Temperature ranges -20 to 70ºC and
-40 to 85ºC.
f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels, includes spurs. Temperature ranges -40 to 95ºC and
-40 to 105ºC
f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask
integration bandwidth = 1.875 MHz to 20 MHz, Includes spurs, all
Vdd levels
f = 100, 156.25 or 212.5 MHz, Vdd = 3.3V or 2.5V
f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all
Vdd levels, includes spurs. Temperature ranges -20 to 70ºC and
-40 to 85ºC.
f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels, includes spurs. Temperature ranges -40 to 95ºC and
-40 to 105ºC
f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask
integration bandwidth = 1.875 MHz to 20 MHz, Includes spurs, all
Vdd levels
Jitter – 7.0 x 5.0 mm Package
RMS Phase Jitter (random)
0.220
0.300
Ps
0.1
Ps
Jitter – 5.0 x 3.2 and 3.2 x 2.5 mm Packages
RMS Period Jitter
[3]
T_jitt
T_phj
1.0
0.225
1.6
0.282
Ps
ps
RMS Phase Jitter (random)
0.225
0.315
ps
0.1
ps
Notes:
3. Measured according to JESD65B
Rev 1.06
Page 2 of 18
www.sitime.com
Could you please recommend some DC-DC chips that can replace MP2012?
Please recommend some DC-DC chips that can replace MP2012. They are mainly used for 5V-3.3V conversion, and the current requirement is more than 1A....
pxy94 Power technology
Why do aliens study gossip so extensively?
First is the crop circle alien image, then the Chinese Bagua diagram, then the crop circle (alien) single Bagua and compound Bagua diagram [[i] This post was last edited by Qingye Piaoling on 2010-11-...
青叶漂零 Talking
800 miles urgent! AVR128 USART slave synchronous communication, who can give me some guidance?
AVR128 USART slave synchronous communication. Can anyone give me some guidance? Thank you very much....
caixc11 Microchip MCU
Network problems in vxworks
After burning the bootrom into the development board, the PC and the target board can ping each other. However, after burning the operating system, the operating system can start. After starting up, I...
chenguo Real-time operating system RTOS
【NUCLEO-F410RB】3. Solve the problem of being unable to burn programs and drive LCD12864
Today is a strange day. My jlink suddenly lost its firmware, that is, it became a brick. I did not upgrade it automatically. Secondly, because it became a brick, I could not burn the program with mdk ...
caizhiwei stm32/stm8
OpenIOE MicroPython IDE released
[size=6]OpenIOE MicroPython IDE released[/size] [size=6] [/size] [size=6]OpenIOE MicroPython IDE is an integrated IDE for IoT hardware and software development. It currently focuses on device-side Mic...
CelerStar MicroPython Open Source section

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 341  1864  1264  598  328  7  38  26  13  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号