P1206E2671BNW datasheet, PDF - EEWORLD Datasheet

P1206E2671BNW: DescriptionFixed Resistor, Thin Film, 0.33W, 2670ohm, 200V, 0.1% +/-Tol, 25ppm/Cel, Surface Mount, 1206, CHIP; CategoryPassive components The resistor; File Size143KB，10 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

P1206E2671BNW Overview

Fixed Resistor, Thin Film, 0.33W, 2670ohm, 200V, 0.1% +/-Tol, 25ppm/Cel, Surface Mount, 1206, CHIP

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	256532441
package instruction	CHIP
Reach Compliance Code	compliant
Country Of Origin	France
ECCN code	EAR99
YTEOL	7.45
Other features	ANTI-SULFUR, HIGH PRECISION
structure	Rectangular
Installation features	SURFACE MOUNT
Number of terminals	2
Maximum operating temperature	155 °C
Minimum operating temperature	-55 °C
Package height	0.5 mm
Package length	3.06 mm
Package form	SMT
Package width	1.6 mm
method of packing	WAFFLE PACK
Rated power dissipation(P)	0.33 W
Rated temperature	70 °C
resistance	2670 Ω
Resistor type	FIXED RESISTOR
size code	1206
surface mount	YES
technology	THIN FILM
Temperature Coefficient	25 ppm/°C
Terminal surface	TIN SILVER OVER NICKEL
Terminal shape	WRAPAROUND
Tolerance	0.1%
Operating Voltage	200 V

KEYENCE Fiber Optic Sensor Disassembly: [i=s]This post was last edited by littleshrimp on 2022-10-23 09:34[/i]What we are going to disassemble this time is a set of Keyence fiber optic sensor combination, which includes a FS-V1 with a scree...; littleshrimp Sensor

ED0: I recently found a Terasic ED0 development board in the lab. It looks quite new. I have hardly used it, so I think I found a treasure in the lab :). However, there was no CD with the information, so I...; luooove FPGA/CPLD

[Picture] The most powerful supernatural photo in history: This photo, taken in 1916, shows the soul of a dying person leaving his body...; SuperStar515 Talking

FPGA Simplified Design Method Case 4 [12401003385]: [b][font=宋体]Classic cases of minimalist design method[/font]4[/b][align=left] [/align][align=left][font=宋体]Case[/font]4.When receiving en=1, dout generates a high level pulse of 2 clock cycles after 1...; guyu_1 FPGA/CPLD

11 classic software filtering algorithms and their waveform effects (with C language program): Classic software data filtering algorithm (C language program attached on the back page) Note: (the red lines in the image are all filtered) 1. Limiting filtering method (also known as program judgmen...; bqgup Creative Market

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components