EEWORLDEEWORLDEEWORLD

Part Number

Search

V54C3256164VCUF7PC

Description
Synchronous DRAM, 16MX16, 5.4ns, CMOS, PBGA60
Categorystorage    storage   
File Size714KB,50 Pages
ManufacturerProMOS Technologies Inc
Download Datasheet Parametric View All

V54C3256164VCUF7PC Overview

Synchronous DRAM, 16MX16, 5.4ns, CMOS, PBGA60

V54C3256164VCUF7PC Parametric

Parameter NameAttribute value
Objectid1125506056
package instructionFBGA, BGA60,8X15,32
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum access time5.4 ns
Maximum clock frequency (fCLK)143 MHz
I/O typeCOMMON
interleaved burst length1,2,4,8
JESD-30 codeR-PBGA-B60
memory density268435456 bit
Memory IC TypeSYNCHRONOUS DRAM
memory width16
Number of terminals60
word count16777216 words
character code16000000
Maximum operating temperature70 °C
Minimum operating temperature
organize16MX16
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeFBGA
Encapsulate equivalent codeBGA60,8X15,32
Package shapeRECTANGULAR
Package formGRID ARRAY, FINE PITCH
power supply3.3 V
Certification statusNot Qualified
refresh cycle8192
Continuous burst length1,2,4,8
Maximum standby current0.001 A
Maximum slew rate0.2 mA
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
V54C3256(16/80/40)4VC
256Mbit SDRAM
3.3 VOLT, TSOP II / FBGA PACKAGE
16M X 16, 32M X 8, 64M X 4
6
System Frequency (f
CK
)
Clock Cycle Time (t
CK3
)
Clock Access Time (t
AC3
) CAS Latency = 3
Clock Access Time (t
AC2
) CAS Latency = 2
166 MHz
6 ns
5.4 ns
5.4 ns
7PC
143 MHz
7 ns
5.4 ns
5.4 ns
7
143 MHz
7 ns
5.4 ns
6 ns
8PC
125 MHz
8 ns
6 ns
6 ns
Features
4 banks x 4Mbit x 16 organization
4 banks x 8Mbit x 8 organization
4 banks x16Mbit x 4 organization
High speed data transfer rates up to 166 MHz
Full Synchronous Dynamic RAM, with all signals
referenced to clock rising edge
Single Pulsed RAS Interface
Data Mask for Read/Write Control
Four Banks controlled by BA0 & BA1
Programmable CAS Latency: 2, 3
Programmable Wrap Sequence: Sequential or
Interleave
Programmable Burst Length:
1, 2, 4, 8 for Sequential Type
1, 2, 4, 8 for Interleave Type
Multiple Burst Read with Single Write Operation
Automatic and Controlled Precharge Command
Random Column Address every CLK (1-N Rule)
Power Down Mode
Auto Refresh and Self Refresh
Refresh Interval: 8192 cycles/64 ms
Available in 54 Pin TSOP II, 60 Ball FBGA
LVTTL Interface
Single +3.3 V
±0.3
V Power Supply
Description
The V54C3256(16/80/40)4VC is a four bank Syn-
chronous DRAM organized as 4 banks x 4Mbit x 16,
4 banks x 8Mbit x 8, or 4 banks x 16Mbit x 4. The
V54C3256(16/80/40)4VC achieves high speed data
transfer rates up to 166 MHz by employing a chip
architecture that prefetches multiple bits and then
synchronizes the output data to a system clock
All of the control, address, data input and output
circuits are synchronized with the positive edge of
an externally supplied clock.
Operating the four memory banks in an inter-
leaved fashion allows random access operation to
occur at higher rate than is possible with standard
DRAMs. A sequential and gapless data rate of up to
166 MHz is possible depending on burst length,
CAS latency and speed grade of the device.
Device Usage Chart
Operating
Temperature
Range
0°C to 70°C
Package Outline
T/S
Access Time (ns)
6
Power
8PC
7PC
7
Std.
L
U
Temperature
Mark
Blank
V54C3256(16/80/40)4VC Rev. 1.1 March 2004
1

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2588  1805  1331  2615  782  53  37  27  16  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号