EEWORLDEEWORLDEEWORLD

Part Number

Search

1812N270J201YHT

Description
Ceramic Capacitor, Multilayer, Ceramic, 200V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.000027uF, Surface Mount, 1812, CHIP
CategoryPassive components    capacitor   
File Size51KB,4 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Download Datasheet Parametric View All

1812N270J201YHT Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.000027uF, Surface Mount, 1812, CHIP

1812N270J201YHT Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid2096321358
package instruction, 1812
Reach Compliance Codenot_compliant
Country Of OriginMainland China, USA
ECCN codeEAR99
YTEOL6.72
capacitance0.000027 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.65 mm
JESD-609 codee0
length4.57 mm
Manufacturer's serial number1812
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-25 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR
positive tolerance5%
Rated (DC) voltage (URdc)200 V
series1812NH(200V,.065)
size code1812
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceMatte Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
width3.18 mm
C0G - HIGH RELIABILITY - 16Vdc to 10KVdc
NOVACAP manufactures and tests COG chips
in accordance with MIL-PRF-55681, MIL-PRF-123, MIL-
PRF-49467, or customer SCD. Product is designed for optimum reliability, burned in at elevated volt-
age and temperature, and 100% physically and electrically inspected to ascertain conformance to
strict performance criteria. Voltage ratings from 16 VDC to 10,000 VDC are available on standard EIA
case sizes. Applications for High Reliability products include medical implanted devices, aerospace,
airborne and various military applications, and consumer uses requiring safety margins not attainable
with conventional product.
CAPACITANCE & VOLTAGE SELECTION FOR POPULAR CHIP SIZES
3 digit code: two significant digits, followed by number of zeros eg: 183 = 18,000 pF. R denotes decimal, eg. 2R7 = 2.7 pF
SIZE
Min Cap
0402 0504 0603 0805 1005 1206 1210 1515
0R3
.
024
1808
5R0
.065
223
223
183
123
822
562
392
392
392
392
222
152
681
391
181
5R0
.080
273
273
223
183
103
682
472
472
392
392
222
152
102
391
181
x
1812
100
.065
473
473
393
273
153
123
822
822
822
822
472
332
152
821
391
100
.100
473
473
393
273
273
183
123
103
103
103
682
562
222
122
561
x
1825
150
.080
104
104
104
683
473
273
223
183
183
183
123
822
392
222
102
391
221
150
.140
104
104
104
823
683
473
273
183
183
183
153
123
682
392
182
681
471
x
0R5
.044
152
152
152
821
561
391
0R3
.035
102
102
102
561
331
271
0R5
.054
392
392
392
222
152
102
681
681
681
0R5
.054
562
562
562
332
222
152
681
561
561
3R0
.064
103
123
123
682
392
272
182
152
152
122
102
681
271
151
5R0
.065
223
223
223
123
822
562
392
392
392
392
222
152
681
391
3R0
.130
393
393
333
273
223
183
123
822
682
682
472
392
222
122
561
Tmax
16V
25V
V O LTA G E
181
181
181
101
101
390
50V
100V
200V
250V
300V
400V
500V
CAP
MAX
&
600V
800V*
1000V*
1500V*
2000V*
3000V*
4000V*
5000V*
6000V*
7000V*
8000V*
9000V*
10000V*
Note:
“ x ”
denotes a special
thickness
(see Tmax
row above).
An
X is required in the part number. Please
refer to page 10 for how to order.
* Units rated above 800V may require conformal coating in use to preclude arcing over the chip surface
NOTE: REFER TO PAGES 10 & 11 FOR ORDERING INFORMATION
20
.
www.
N O V A C A P
.
com
20
A conversation between a computer idiot and a hacker!
Hacker: I have controlled your computer. Xiaobai: How? Hacker: With a Trojan horse. Xiaobai: ... Where is it? I can't see it. Hacker: Open your task manager. Xiaobai: ... Where is the task manager? Ha...
maker Talking
Modelsim simulation of Lattice only has GSR PUR signal
: I use modusim to simulate the IP core dis_rom of Lattice. I don't understand why there are only two signals`timescale 1 ns / 1 ps `include "disrom.v" module disrom_tb; reg [5:0] Address; reg OutCloc...
yagesi104 FPGA/CPLD
Shell related issues
[align=left][color=#000000]I downloaded the [font=Calibri]VxWorks[/font] image to the [font=Calibri]TigerSharc201[/font] motherboard through [font=Calibri]ftp[/font] and ran it. During the debugging p...
yuxianxian Embedded System
Come and show off your electronic competition works~~~
On the one hand, you can show off your hard work of 4 days and 3 nights; On the other hand, you can discuss your experience with XDJM who did the same question as you; On the other hand, you can let y...
soso Electronics Design Contest
Help with CD4000 series and 74CH series chip integrated library
I'm in urgent need of the integrated library of CD4000 series and 74CH series chips. As a newbie, when I draw in Altium designer 09 and import the PCB, it shows "Unknown pins". It seems that the pin d...
糖豆勒 PCB Design
Does anyone know how to modify the packet in PtReceivePacket?
For example, there are two computers, called A and B. Machine B is connected to the network through machine A, which means that machine A can view any web page visited by machine B. But now I hope tha...
paulguo Embedded System

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1216  2547  2522  2079  1209  25  52  51  42  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号