EEWORLDEEWORLDEEWORLD

Part Number

Search

KJA0T15W35SN

Description
conn rcpt 37pos flanged W/skt
CategoryThe connector   
File Size3MB,36 Pages
ManufacturerAll Sensors
Download Datasheet Parametric View All

KJA0T15W35SN Overview

conn rcpt 37pos flanged W/skt

KJA0T15W35SN Parametric

Parameter NameAttribute value
Datasheets
MIL-DTL-38999 Connectors
Standard Package1
CategoryConnectors, Interconnects
FamilyCircular Connectors
PackagingBulk
Connector TypeReceptacle, Female Sockets
Number of Positions37
Shell Size - Inse15-35
Shell Size, MIL-
Mounting TypePanel Mount, Flange
TerminatiCrim
Fastening TypeThreaded
OrientatiN (Normal)
Ingress ProtectiEnvironment Resis
Shell Material, FinishAluminum Alloy, Olive Drab Cadmium Plated
Contact FinishGold
Features-
Contact Finish Thickness50µin (1.27µm)
Current Rating-
Voltage - Rated-
Operating Temperature-65°C ~ 175°C
Other Names111429-01101114290110IKJA0T15W35SNIKJA0T15W35SN-ND
Interconnect Solutions
Cannon, VEAM, BIW
Cannon
MIL-DTL-38999
Connectors
Share an introductory document on lm3s811
I found some introductory information about the lm3s811 development board on the Internet. I think it is good and I would like to share it with you.Prepare for the rush to buy development boards...
shower.xu Microcontroller MCU
Just got fired, who wants someone else?
Depressed, in Shenzhen...
shi991 Embedded System
[AD] Rules are set for vias, but why are vias not placed according to the rule size?
:Cry: Help. When I was drawing a board with AD, I set the size rules for vias, but why when I placed the vias in practice, they were not placed according to the size in the rules? ? I adjusted it for ...
ohahaha PCB Design
ADC and DAC
ADC and DAC...
lorant Analogue and Mixed Signal
vxworks cannot be started, please help
The compilation has passed and generated vxworks files. I loaded vxworks through the network port. I observed through the serial port debugging assistant that it ran to starting but nothing happened. ...
dennis1988 Real-time operating system RTOS
About Altera calling modelsim simulation
M-sequence generation module Mxulie(clk,rst,mout);input clk;input rst;output mout;reg mout;reg[3:0] temp; always @(posedge clk or negedge rst)beginif(!rst)begintemp=4'b1111;mout=1'b0;endelsebeginmout=...
phdwong FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1163  875  1190  1629  1389  24  18  33  28  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号