EEWORLDEEWORLDEEWORLD

Part Number

Search

STM8AH6198TAU

Description
8-BIT, FLASH, 24MHz, MICROCONTROLLER, PQFP48, 7 X 7 MM, ROHS COMPLIANT, LQFP-48
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size2MB,110 Pages
ManufacturerSTMicroelectronics
Websitehttp://www.st.com/
Environmental Compliance  
Download Datasheet Parametric View All

STM8AH6198TAU Overview

8-BIT, FLASH, 24MHz, MICROCONTROLLER, PQFP48, 7 X 7 MM, ROHS COMPLIANT, LQFP-48

STM8AH6198TAU Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1989280199
Parts packaging codeQFP
package instructionLFQFP, QFP48,.35SQ,20
Contacts48
Reach Compliance Codecompliant
Has ADCYES
bit size8
boundary scanNO
CPU seriesSTM8
maximum clock frequency24 MHz
DAC channelNO
DMA channelNO
FormatFIXED POINT
Integrated cacheNO
JESD-30 codeS-PQFP-G48
JESD-609 codee3
length7 mm
low power modeYES
Humidity sensitivity level3
Number of external interrupt devices37
Number of I/O lines40
Number of terminals48
On-chip data RAM width8
On-chip program ROM width8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
PWM channelYES
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Encapsulate equivalent codeQFP48,.35SQ,20
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
RAM (bytes)6144
RAM (number of words)6144
rom(word)98304
ROM programmabilityFLASH
Maximum seat height1.6 mm
speed24 MHz
Maximum supply voltage5.5 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width7 mm
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER
STM8AF5xxx STM8AF6x69/7x/8x/9x/Ax
Automotive 8-bit MCU, with up to 128 Kbytes Flash, data EEPROM,
10-bit ADC, timers, LIN, CAN, USART, SPI, I2C, 3 to 5.5 V
Datasheet
production data
Features
Core
– Max f
CPU
: 24 MHz
– Advanced STM8A core with Harvard
architecture and 3-stage pipeline
– Average 1.6 cycles/instruction resulting in
10 MIPS at 16 MHz f
CPU
for industry
standard benchmark
Memories
– Program memory: 32 to 128 Kbytes Flash
program; data retention 20 years at 55 °C
– Data memory: up to 2 Kbytes true data
EEPROM; endurance 300 kcycles
– RAM: 2 Kbytes to 6 Kbytes
Clock management
– Low-power crystal resonator oscillator with
external clock input
– Internal, user-trimmable 16 MHz RC and
low-power 128 kHz RC oscillators
– Clock security system with clock monitor
Reset and supply management
– Wait/auto-wakeup/Halt low-power modes
with user definable clock gating
– Low consumption power-on and power-
down reset
Interrupt management
– Nested interrupt controller with 32 vectors
– Up to 37 external interrupts on 5 vectors
Timers
– 2 general purpose 16-bit timers with up to 3
CAPCOM channels each (IC, OC, PWM)
– Advanced control timer: 16-bit, 4 CAPCOM
channels, 3 complementary outputs, dead-
time insertion and flexible synchronization
– 8-bit AR basic timer with 8-bit prescaler
– Auto-wakeup timer
– Window and independent watchdog timers
I/Os
– Up to 68 user pins (11 high sink I/Os)
– Highly robust I/O design, immune against
current injection
LQFP80 14x14
LQFP64 10x10
LQFP48 7x7
LQFP32 7x7
VFQFPN32 5x5
Communication interfaces
– High speed 1 Mbit/s CAN 2.0B interface
– USART with clock output for synchronous
operation - LIN master mode
– LINUART LIN 2.1 compliant, master/slave
modes with automatic resynchronization
– SPI interface up to 10 Mbit/s or f
MASTER
/2
– I
2
C interface up to 400 Kbit/s
Analog to digital converter (ADC)
– 10-bit resolution, 2 LSB TUE, 1 LSB
linearity and up to 16 multiplexed channels
Operating temperature up to 150 °C
Qualification conforms to
AEC-Q100 rev G
Device summary
(1)
Table 1.
Part numbers: STM8AF52xx (with CAN)
STM8AF52AA, STM8AF52A9, STM8AF52A8, STM8AF528A,
STM8AF5289, STM8AF5288, STM8AF5269, STM8AF5268
Part numbers: STM8AF6269/8x/Ax
STM8AF62AA, STM8AF62A9, STM8AF62A8, STM8AF628A,
STM8AF6289, STM8AF6288, STM8AF6286, STM8AF6269,
STM8AF62A6,
Part numbers: STM8AF51xx
(with CAN)
(2)
STM8AF51AA, STM8AF51A9, STM8AF51A8, STM8AF519A,
STM8AF5199, STM8AF5198, STM8AF518A, STM8AF5189,
STM8AF5188, STM8AF5179, STM8AF5178, STM8AF5169,
STM8AF5168
Part numbers: STM8AF6169/7x/8x/9x/Ax
(2)
STM8AF61AA, STM8AF61A9, STM8AF61A8, STM8AF619A,
STM8AF6199, STM8AF6198, STM8AF618A, STM8AF6189,
STM8AF6188, STM8AF6186, STM8AF6179, STM8AF6178,
STM8AF6176, STM8AF6169
1.
In the order code, ‘F’ applies to devices with Flash program
memory and data EEPROM while ‘H’ refers to devices with
Flash program memory only. ‘F’ is replaced by ‘P’ for devices
with FASTROM (see Tables
2, 3, 4,
and
5,
and
Figure 52).
2.
Not recommended for new design.
July 2012
This is information on a product in full production.
Doc ID 14395 Rev 9
1/110
www.st.com
1
What are the integrated development environments that support RISC-V?
Question: I am confused recently. What are the integrated development environments that support RISC-V? Which one do you use? Which one is better or worth recommending?...
火辣西米秀 Domestic Chip Exchange
lwip client long connection and http header processing issues
I encountered a problem when using the lwip protocol as a TCP client. [color=red]Every time I connect to a remote server, I need to repeat the connect - write - close cycle. [/color] The code is as fo...
minwei88 Microcontroller MCU
How do these two AD and DA initializations conflict? Please help~~~
[i=s] This post was last edited by Mo Jinghaoshi on 2015-8-14 18:21[/i] void ADCCS(void) { P6SEL |= 0x01; // Enable ADC channel ADC12CTL0 = ADC12ON + MSC + SHT0_2; // Turn on ADC and set sampling time...
莫静好实 Microcontroller MCU
Urgent need for information on DSP and FPGA chips
I urgently need to know the manufacturer and chip model of DSP and FPGA. It would be best if the chip model can be followed by a description of its functions and parameters. If anyone knows, please le...
yjkally Embedded System
Problems with dual-port memory under dual-bus structure?
In a dual bus architecture (there is a memory bus between the CPU and the memory), what does dual port memory mean? Which two ports does dual port refer to? Is it one port connected to the system bus ...
alan_zhang Embedded System
That brother has done scsi programming
I have to do something very low-level and implement some basic hard disk operations without the support of an operating system....
max Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2059  2812  2264  862  1691  42  57  46  18  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号