EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050GATGB33.330/19.440

Description
PLL/Frequency Synthesis Circuit,
CategoryAnalog mixed-signal IC    The signal circuit   
File Size156KB,7 Pages
ManufacturerPericom Technology Inc
Download Datasheet Parametric View All

PT7V4050GATGB33.330/19.440 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050GATGB33.330/19.440 Parametric

Parameter NameAttribute value
MakerPericom Technology Inc
package instruction,
Reach Compliance Codeunknown
Base Number Matches1
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2

Recommended Resources

Anyone who knows about laser PM2.5T detection front-end processing chips can recommend one?
I recently got a prototype for measuring PM2.5 and I just couldn't figure out the principle of signal collection. Since the front-end chip model of the machine has been erased, I can't get the circuit...
LIQINGYONG Analog electronics
Regional differences in consumer electronics products are becoming increasingly evident
I met a European friend not long ago. I happened to know that he always carried a portable notebook with him. Due to the wireless network problem, it is useless in China. I heard from my friend that i...
七月七日晴 Mobile and portable
Seeking Help
Does anyone know how to add a squiggly line to the pin name of a PROTEL DXP component?...
yinghua8383 Analog electronics
PYB Nano drives LCD1602A display
This time, PYB Nano development board is used to drive LCD1602A display. In order to reduce wiring, four-wire connection is adopted. Since the contrast adjustment pin V0 of LCD is directly connected t...
hanyeguxingwo MicroPython Open Source section
Recruiting Win CE software development engineers (Beijing)
[size=16px]Mainly develop input methods for iPhone-like (Mutli-touch) technology under WinCE. Requirements are as follows: 1. Familiar with programming under Windows CE or Symbian, or proficient in Wi...
309903765 Embedded System
Xilinx Series FPGA Chip IP Core Explained [Liu Donghua, ed.] 536 pages
[font="][b]Xilinx系列FPGA芯片IP核详解 [刘东华编著]共[536页],有书签很全。分享给大家[/b][/font]...
yhsy1002 FPGA/CPLD

Popular Articles

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2638  1468  369  2091  2044  54  30  8  43  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号