EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SIT9346AI-2B2A30N1.000000E

Description
LVDS Output Clock Oscillator, 1MHz Nom,
CategoryPassive components    oscillator   
File Size790KB,16 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT9346AI-2B2A30N1.000000E Overview

LVDS Output Clock Oscillator, 1MHz Nom,

SIT9346AI-2B2A30N1.000000E Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145148647473
package instructionSOLCC6,.1,45
Reach Compliance Codeunknown
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL6.46
Other featuresCOMPLEMENTARY OUTPUT
maximum descent time0.47 ns
Frequency Adjustment - MechanicalNO
frequency stability25%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals6
Nominal operating frequency1 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load100 OHM, 2 pF
Encapsulate equivalent codeSOLCC6,.1,43
physical size3.2mm x 2.5mm x 0.9mm
longest rise time0.47 ns
Filter levelMIL-PRF-55310; MIL-STD-883F
Maximum supply voltage3.3 V
Minimum supply voltage2.7 V
Nominal supply voltage3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
How to determine whether CAPSLOCK is triggered in wince?
RT...........How to determine whether CAPSLOCK is triggered in wince?...
672192076 Embedded System
g2553 launchpad spi communicates with 12-bit DA... Asking for expert advice
Can spi8-bit be sent twice to communicate with DA… When I did it myself, the waveform on the oscilloscope was fine, but there was no data output… I set DA’s B output, but both AB outputs, which should...
宇文玉骢 Microcontroller MCU
How to achieve real-time update of dot matrix screen content
I want to make a dot matrix display system, and I need to be able to update the displayed content. I don't know how to write the host computer, so I don't know what other methods I can use? ? ? Help! ...
merlong stm32/stm8
About SDIO device clock settings
各位,我想设置SDIO的clock。以下是ntddsd.h中的一段。//// Definitions for properties used in Get/Set Property requests//// The bus driver version where any given property was introduced is// indicated as a comment to th...
chenli_502 Embedded System
【Design Tools】Detailed Explanation of the Latest Features of Xilinx ISE12 Design Suite
ISE12 Design Suite is a tool suite optimized for productivity for Virtex-6 and Spartan-6 FPGA series, which has made breakthrough progress in reducing power consumption and cost. As the only design su...
GONGHCU FPGA/CPLD
2=Newbie comes with questions again~~~
If MCLK is LFXT1CLK, i.e. 32768Hz, BCSCTL2=SELM_3 should be used; Why is the io port interrupt the same with or without delay? MCLK should be DCOCLK by default. Is it because I haven't set it up yet? ...
manu2013 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2014  2606  2405  287  179  41  53  49  6  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号