530QB587M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530QB587M000DG

530QB587M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 587MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530QB587M000DG Overview

CMOS/TTL Output Clock Oscillator, 587MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QB587M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	587 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Three types of transistor amplification circuits and their characteristics - common base circuit

AD590 temperature measurement circuit

Quartz crystal square wave oscillator

AC contactor power-saving silent operation circuit (4)

C630 lathe circuit

300VA UPS computer power supply circuit diagram

How to update device tree and preloader?: I am using the DE1 board, and I am using the DE1-SOC-SD.img Linux image file provided by Terasic. I want to change its device tree and Preloader. How can I modify it? Please help me!!!...; yiyuan318 FPGA/CPLD

Problems with drawing straight lines in PROTEL schematic component library? ? ?: In the PROTEL99SE schematic interface, why are the attributes of the lines I draw all "broken lines", as shown in the figure? ? ?Then how do I draw a straight line with the attribute of "straight line...; luck5230 PCB Design

Which embedded development is better to learn?: My friend asked me to ask what kind of embedded development is popular in the market. Can you recommend a good training institution for me?...; cyu02 Embedded System

About IIC's address: How do I set the address of an IIC slave device? It's not the physical address, right? Is it defined by the chip itself? I have a program about 2410 writing and reading data from AT24C02 (EEPROM) thro...; huishuijing Embedded System

CH549EVT Development Board Test——Evaluation Summary: First of all, I would like to thank Qinheng Electronics and EEWORLD for co-hosting the "Qinheng Evaluation Board for Free" event, which gave me the opportunity to learn about the CH549 microcontroller...; hujj MCU

Which low power mode to use: [i=s] This post was last edited by chenbingjy on 2018-1-4 17:15 [/i] [color=#444444][font=Tahoma,]I am now using STM32F103C8T6 to make a product, and the low power working state is less than 5mA; [/fo...; chenbingjy stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components