EEWORLDEEWORLDEEWORLD

Part Number

Search

ABL2-03.579545MHZ-B1Q-I-T

Description
Parallel - Fundamental Quartz Crystal, 3.579545MHz Nom, HC/49US, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size2MB,3 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

ABL2-03.579545MHZ-B1Q-I-T Overview

Parallel - Fundamental Quartz Crystal, 3.579545MHz Nom, HC/49US, 2 PIN

ABL2-03.579545MHZ-B1Q-I-T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1481632324
package instructionHC/49US, 2 PIN
Reach Compliance Codecompliant
Country Of OriginMainland China
YTEOL6.25
Other featuresAT-CUT; TR
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.01%
frequency tolerance10 ppm
load capacitance18 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency3.579545 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical sizeL11.5XB5.0XH2.5 (mm)/L0.453XB0.197XH0.098 (inch)
Series resistance180 Ω
surface mountNO
HC/49US (AT49) MICROPROCESSOR CRYSTAL
ABL2 Series
Moisture Sensitivity Level (MSL) – This product is Hermetically Sealed
and not Moisture Sensitive - MSL = N/A: Not Applicable
Pb
RoHS/RoHS II
11.5 x 5.0 x 2.5 mm
| | | | | | | | | | | | | | |
FEATURES:
• Reduced height at 2.5mm
• High reliability & Low Cost
• Tight stability & extended temperature
• Proven resistance welded metal package
APPLICATIONS:
• Home electronics
• Computers, modems, and communications
• High-precision TCXO and clock applications
• Microprocessors
STANDARD SPECIFICATIONS:
Parameters
Frequency Range
Minimum
3.579545
3.579545
Operation mode
24.01
24.01
Operating Temperature
Storage Temperature
Frequency Tolerance
Frequency Stability over the Operating
Temperature ( ref. to +25°C)
Equivalent series resistance (R1)
Shunt capacitance (C0)
Load capacitance (CL)
Drive Level
Aging @ 25°C per year
Insulation Resistance
Drive Level Dependency (DLD,
Minimum 7 points tested: from 1µW to
500µW)
0
-55
-50
-50
See table 1 below
7
18
100
500
±10
25% of Max
ESR
Max ESR in
Table 1
1000
±5
Typical
Maximum
70
24.0
70.00
50.00
+70
+125
+50
+50
ºC
ºC
ppm
ppm
pF
pF
µW
ppm
MΩ
ppm
MHz
Fundamental AT-
cut (Standard)
3
rd
OT AT-cut
(Standard)
Fundamental AT-
cut or BT-cut (See
options)
See options
See options
See options
Units
Notes
See options
@ 100Vdc ± 15V
Δfrequency (Max –
Min)
ΔESR (Max – Min)
Max ESR over DLD
range
Table 1
Frequency (MHz)
3.579 - 4.999 (Fund.)
5.000 - 5.999 (Fund.)
6.000 - 7.999 (Fund.)
8.000 - 8.999 (Fund.)
9.000 - 9.999 (Fund.)
10.000 - 15.999 (Fund.)
16.000 - 50.000 (Fund.)
24.01 - 31.999 (3rd O/T)
32.000 - 70.00 (3rd O/T)
ABRACON IS
ISO 9001 / QS 9000
ISO 9001:2008
CERTIFIED
ESR(Ω) max.
180
120
100
80
60
50
40
100
80
Revised: 04.21.16
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000
|
fax 949-546-8001
| www.abracon.com
Visit www.abracon.com for Terms & Conditions of Sale
Please tell me how to output the cpld pulse.
First send a high level of 30ms, then send a pulse wave with a period of 15ms, the duty cycle is 2/3, assuming the clock is 1kHz. This has troubled me for a long time, I hope you can give me some advi...
幸福两桶 FPGA/CPLD
pic development tools
Previously, I found a super small PIC development software on the Internet. It can be compiled and simulated, and the status of each port and register can be seen. Because it was deleted when the comp...
benraul Microchip MCU
Dragon Boat Festival
Today is the Dragon Boat Festival. I wish all my friends in the forum a smooth work and everything goes well this year, and a happy and carefree holiday with friends and family. :victory:...
wateras1 Talking
Application of low-cost LIN bus protocol in automotive networks
Developers of automotive applications are currently facing numerous design challenges. As modern cars add more electronic functions, the demand for low power consumption and smaller printed circuit bo...
frozenviolet Automotive Electronics
Internal Ram read and write program of Cyclone series FPGA
I am currently working on an integrated application of Arm and FPGA, and would like to use Arm to read the internal RAM of FPGA. Does anyone know how to do this? Could you please let me learn? Thanks ...
he1100 FPGA/CPLD
Summary of configuring 5409's McBSP as an SPI port
Finally I figured out the configuration of 5409's McBSP! Now I'll write down what I did, so that people who come after me can avoid detours in this regard. My goal is to configure the MCBSP to be a SP...
灞波儿奔 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1473  1999  1244  2665  1774  30  41  26  54  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号