EEWORLDEEWORLDEEWORLD

Part Number

Search

3VN14/9CND12(095)

Description
Card Edge Connector, 28 Contact(s), 2 Row(s), Right Angle, 0.125 inch Pitch, Wire Wrap Terminal, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size518KB,5 Pages
ManufacturerEaton
Download Datasheet Parametric View All

3VN14/9CND12(095) Overview

Card Edge Connector, 28 Contact(s), 2 Row(s), Right Angle, 0.125 inch Pitch, Wire Wrap Terminal, Black Insulator, Receptacle

3VN14/9CND12(095) Parametric

Parameter NameAttribute value
Objectid1225109809
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL6.25
Other featuresNONE
body width0.37 inch
subject depth0.76 inch
body length2.035 inch
Body/casing typeRECEPTACLE
Connector typeCARD EDGE CONNECTOR
Contact to complete cooperationAU ON NI
Contact materialCOPPER ALLOY
contact modeRECTANGULAR
Contact resistance10 mΩ
Contact styleBELLOWED TYPE
Dielectric withstand voltage1500VAC V
maximum insertion force2.78 N
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialGLASS FILLED PHENOLIC
MIL complianceYES
Manufacturer's serial numberCND
Plug contact pitch0.125 inch
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing3.81 mm
Plating thickness30u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityMIL-C-21097
Terminal length0.11 inch
Terminal pitch3.175 mm
Termination typeWIRE WRAP
Total number of contacts28
Evacuation force-minimum value.278 N
Analog Circuit Follower Demonstration
Analog circuit follower demonstration http://www.kxflash.com/f/200882738.html...
fighting Analog electronics
ZTE 3G Module Selection Manual
Please check the attachment!Wish you all Happy New Year! Everything goes well! Good health! Happy family! Good work! Promotion! Lots of money!...
clever0725 RF/Wirelessly
Cainiao Consulting cpld
I saw that some pins of the FPGA's jtag interface need to be connected to pull-up resistors. Do the CPLD's jtag interface also need to be connected to pull-up resistors? I use EPM570......
zxdongyuan FPGA/CPLD
LPC-link2 external expansion board--PCB show
The PCB is smaller than expected. The plan was to place the interfaces on both sides. In the actual layout, it was found that the interfaces do not take up much space and can be placed on the right si...
le062 NXP MCU
[AN-777 Application Note] Dual-Channel AD9884A Design Guidelines for UXGA Solutions
Introduction: With the AD9884A, pixel clock rates in excess of 140 MHz can be achieved using a dual-chip "ping-pong" configuration....
EEWORLD社区 ADI Reference Circuit
2008 American International Small Appliances and Home Products Show
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i] [b][font=宋体][size=10.5pt]Time[/size][/font][/b][font=宋体][size=10.5pt]: May 6-8, 2008[/size][/font] [b][font=宋体][size=10.5pt]Loca...
zhaogang Mobile and portable

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 150  1838  1545  2112  1064  4  37  32  43  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号