590HD-BDG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 590HD-BDG

590HD-BDG: Descriptionosc prog 2.5V cml high 7ppm; CategoryPassive components; File Size115KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

590HD-BDG Overview

osc prog 2.5V cml high 7ppm

590HD-BDG Parametric

Parameter Name	Attribute value
Datasheets
SI590/591
Product Photos
Si590 591 series.jpg
Product Training Modules
Crystal Oscillators and Voltage Controlled Oscillators
Clock Tree Timing Solutions
Featured Produc
Si590 and Si591 Low Jitter Xos, Includes Part Order Guide
Standard Package	1
Category	Crystals and Oscillators
Family	Programmable Oscillators
Packaging	Tray
Type	Programmed by Digi-Key (Enter your frequency in Web Order Notes)
Available Frequency Range	125MHz ~ 214.99MHz
Functi	Tri-State (Output Enable)
Outpu	CML
Voltage - Supply	2.5V
Frequency Stability	±7ppm
Operating Temperature	-40°C ~ 85°C
Spread Spectrum Bandwidth	-
Current - Supply (Max)	110mA
Mounting Type	Surface Mou
Package / Case	6-SMD, No Lead (DFN, LCC)
Heigh	0.071" (1.80mm)
Size / Dimensi	0.276" L x 0.197" W (7.00mm x 5.00mm)
Current - Supply (Disable) (Max)	-
Dynamic Catalog	Si590 Series with Ordering Guide

Preview

Download Datasheet

View All

S i 5 9 0 / 5 91

1 ps M

I T T E R

RYSTAL

SC ILLA TOR

(XO)

(10 M H

Z TO

810 MH

)

Features

Available with any-frequency output



frequencies from 10 to 810 MHz



3rd generation DSPLL

with superior



jitter performance: 1 ps max jitter



Better frequency stability than SAW-



based oscillators



Internal fundamental mode crystal

ensures high reliability



Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

–40 to +85 ºC operating

temperature range

Si5602

Applications



Ordering Information:

See page 7.



SONET/SDH (OC-3/12/48)



Networking



SD/HD SDI/3G SDI video

Test and measurement



Storage



FPGA/ASIC clock generation

Description

The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL

circuitry

to provide a low jitter clock at high frequencies. The Si590/591 supports any

frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique

crystal is required for each output frequency, the Si590/591 uses one fixed

crystal to provide a wide range of output frequencies. This IC based

approach allows the crystal resonator to provide exceptional frequency

stability and reliability. In addition, DSPLL clock synthesis provides superior

supply noise rejection, simplifying the task of generating low jitter clocks in

noisy environments typically found in communication systems. The

Si590/591 IC based XO is factory configurable for a wide variety of user

specifications including frequency, supply voltage, output format, and

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

Pin Assignments:

See page 6.

(Top View)

CLK–

GND

CLK+

Si590 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

17 k



Any-rate

10–810 MHz

DSPLL

Clock

Synthesis

Si590 (CMOS)

Fixed

Frequency

CLK–

17 k



GND

CLK+

GND

*Note: Output Enable High/Low Options Available – See Ordering Information

Si591 (LVDS/LVPECL/CML)

Rev. 1.0 8/11

Si590/591

Recommended Resources

Have you learned about STMicroelectronics’ NFC technology?

Same line automatic recording appender circuit diagram

Wall wire detection circuit

TDA7056 power amplifier circuit diagram

Short wave signal transponder circuit

Enlarged indication schematic diagram (with thermocouple) circuit

MSP430G2553-PC communication protocol: main.c/********************************************************************************//* *//* Copyright (c) 2016, Lao Ma Studio *//* All rights reserved. *//* *//* Email:pcwebmaster@163.com *//*****...; 火辣西米秀 Microcontroller MCU

April 20th [EEWORLD takes you DIY] Oscilloscope schematic design registration~~: Now start to make the schematic diagram. First put all the components on, especially the big chips, and then connect them according to the functions. The main components are XC95144 (5V), 74ALVC164245...; 莫恩 DIY/Open Source Hardware

EEWORLD University ---- PRU-ICSS: Connecting a Processor to Multiple ADCs: PRU-ICSS: Interfacing a Processor with Multiple ADCs : https://training.eeworld.com.cn/course/4545...; hi5 DSP and ARM Processors

Research on Anti-interference of Car Digital AV Products: 1. Introduction Electromagnetic compatibility (EMC) refers to the ability of a device or system to work normally in the electromagnetic environment in which it is located and not to cause unbearable e...; frozenviolet Automotive Electronics

A complete picture of computer hardware interfaces - click on the picture to see detailed illustrations!: Computer Hardware Interfaces - A collection of various interfaces. Click on the large image to see detailed diagrams! Click on the image to enlarge it....; qwqwqw2088 PCB Design

About the internal reference voltage: Why do we need to set VR+ and VR- after setting the internal reference voltage?...; yushengl Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components