ECS-40-20-4LX-AEL datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> ECS-40-20-4LX-AEL

ECS-40-20-4LX-AEL: DescriptionParallel - Fundamental Quartz Crystal; CategoryPassive components Crystal/resonator; File Size553KB，1 Pages; ManufacturerECS; Websitehttp://www.ecsxtal.com/; Environmental Compliance

Download Datasheet Parametric View All

ECS-40-20-4LX-AEL Overview

Parallel - Fundamental Quartz Crystal

ECS-40-20-4LX-AEL Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7073291643
package instruction	HC-49USX, 2 PIN
Reach Compliance Code	compliant
YTEOL	5.98
Ageing	5 PPM/FIRST YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	500 µW
frequency stability	0.005%
frequency tolerance	25 ppm
JESD-609 code	e2
load capacitance	20 pF
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	4 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-10 °C
physical size	L10.5XB4.65XH2.5 (mm)/L0.413XB0.183XH0.098 (inch)
Series resistance	150 Ω
surface mount	NO
Terminal surface	Matte Tin/Copper (Sn/Cu)

Preview

Download Datasheet

View All

Cost effective

Low profile

Pb Free/RoHS Compliant

MSL 1

HC-49USX

Quartz Crystal

The HC-49USX is the low profile resistance weld type Thru Hole

quartz crystal.

OPERATING CONDITIONS / ELECTRICAL CHARACTERISTICS

PARAMETERS

Frequency Range

Frequency Tolerance

Frequency Stability

ref @ 25°C

Shunt Capacitance

Load Capacitance (CL)

Drive Level

Operating Temperature

Storage Temperature

Aging (First Year)

CONDITIONS

HC-49USX

MIN

3.57

TYP

MAX

70.000

± 30

± 50

Series

500

+70

+125

±5

UNITS

MHz

ppm

µW

°C

ppm

at +25°C

Standard -10 to +70°C

Specify in P/N

Standard

@ +25°C ±3°C

-10

-55

EQUIVALENT SERIES RESISTANCE/MODE OF OSCILLATION

FREQUENCY RANGE

(MHz)

MODE OF OSC MAX ESR

Ω

FREQUENCY RANGE

(MHz)

MODE OF OSC MAX ESR

Ω

3.57 ~ 3.999

Fundamental

200

9.000 ~ 12.999

Fundamental

4.000 ~ 4.999

Fundamental

150

13.000 ~ 19.999

Fundamental

5.000 ~ 5.999

Fundamental

120

20.000 ~ 30.000

Fundamental

6.000 ~ 6.999

Fundamental

100

27.000 ~ 70.000

3rd Overtone

100

7.000 ~ 8.999

Fundamental

PACKAGE DIMENSIONS (mm)

Height "H" MAX

-4X

-4LX

3.5 mm

2.5 mm

Figure 1) Side and Top views

Figure 2) HC-49USX (-4X-3IL) 3rd In Line Lead Base

Side, Bottom and End View.

PART NUMBERING GUIDE: Example ECS-200-20-4X

ECS - Frequency Abbreviation - Load Capacitance - Package

200 = 20.000 MHz

See P/N Guide

20 =20 pF

S=Series

4X = 3.5 mm

4LX = 2.5 mm

4X-3IL =3rd

Tolerance

Custom Options

Stability

D= ±100 ppm

E= ±50 ppm

G= ±30 ppm

H= ±25 ppm

T= ±20 ppm

W= ±15 ppm

K= ±10 ppm

Temp Range

L= -10 ~ +70°C

M= -20 ~ +70°C

N= -40 ~ +85°C

P= -40 ~ +105°C

S= -40 ~ +125°C

U= -55 ~+125°C

A= ±25 ppm

J= ±20 ppm

R= ±15 ppm

In Line Lead Base

C= ±10 ppm

1105 South Ridgeview Road

Olathe, KS 66062

Phone: 913.782.7787

Fax: 913.782.6991

www.ecsxtal.com

Recommended Resources

Direct coupling amplifier circuit circuit diagram

Three-way karaoke light renderer circuit

Incandescent lamp life extension switch circuit (3)

DMAl2 main circuit principle circuit diagram

Strong light circuit

Flip-flop driven thyristor circuit

I have a problem debugging USART1 of STM32. I am new to this and would like some help.: I modified the USART program of the ALIENTEK_MiniSTM32_REVB0 development board and organized many programs into the main file. There was basically no change, just a move. As a result, I can send data,...; zhaoxingchen stm32/stm8

FPGA-CPLD design highly recommended website: [i=s] This post was last edited by paulhyde on 2014-9-15 08:56 [/i] Highly recommended website for FPGA-CPLD design...; zlin0904 Electronics Design Contest

[Yatli AT32F421 Review] EXTI interrupt usage: Last time I used I2C to read the CH450 key code. In fact, CH450 provides an interrupt line. When a valid key is pressed, there will be a low-level pulse to notify the controller that I have the produc...; eew_Violet Domestic Chip Exchange

How to use a phase-locked loop to output differential signals: I would like to ask the experts for advice. The FPGA I use is the cyclone iii series. Now I need two differential signals , but I don't know how to use a phase-locked loop. The differential obtained b...; eeleader FPGA/CPLD

Xilinx 2009 Summer Issue is here!: Summary of this issue Cover story - Targeted Design Platforms drive rapid development of innovative technologies [list][*] Content: Xilinx is the first to introduce cutting-edge infrastructure for its...; 小志 FPGA/CPLD

The source code of the microcontroller operating the 2.4-inch TFT color screen is shared with everyone! Including SD driver!: On New Year's Day, I spent 39 silver coins on Taobao and bought a 2.4-inch TFT color screen module. I used the code provided by the store owner and STC's 51 single-chip microcomputer to drive it and i...; vitadesign MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components