EEWORLDEEWORLDEEWORLD

Part Number

Search

1206A0162N94FCB

Description
Ceramic Capacitor, Multilayer, Ceramic, 16V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.00294uF, 1206,
CategoryPassive components    capacitor   
File Size151KB,4 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Download Datasheet Parametric View All

1206A0162N94FCB Overview

Ceramic Capacitor, Multilayer, Ceramic, 16V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.00294uF, 1206,

1206A0162N94FCB Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid843140119
package instruction, 1206
Reach Compliance Codecompliant
Country Of OriginMainland China
ECCN codeEAR99
YTEOL5.76
capacitance0.00294 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.6 mm
JESD-609 codee0
length3.2 mm
multi-layerYes
negative tolerance1%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk
positive tolerance1%
Rated (DC) voltage (URdc)16 V
series1206(16V,F,C0G)
size code1206
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn90Pb10) - with Nickel (Ni) barrier
width1.6 mm
Multilayer
Summary
Ceramic
Capacitors
Technical
Definitions of Ultra-Stable and Stable
Multilayer Ceramic Capacitors are generally divided into classes
which are defined by the capacitance temperature characteristics
over specified temperature ranges.
These are designated by alpha numeric codes.
Code definitions are summarised below and are also available in the
relevant national and international specifications.
1. C0G - Ultra Stable Class 1 Ceramic (EIA Class 1)
Spec.
CECC
EIA
MIL
Classification
1B/CG
C0G (NP0)
CG (BP)
Temperature
range °C
-55 +125
-55 +125
-55 +125
Maximum
capacitance change
0 ± 30ppm/°C
0 ± 30ppm/°C
0 ± 30ppm/°C
Syfer
dielectric code
C
C
C
Capacitors within this class have a dielectric constant range from 10
to 100. They are used in applications which require ultra stable
dielectric characteristics with negligible dependence of capacitance
and dissipation factor with time, voltage and frequency. They
exhibit the following characteristics:-
a) Time does not significantly affect capacitance and dissipation
factor (Tan
δ)
– no ageing.
b) Capacitance and dissipation factor are not affected by voltage.
c) Linear temperature coefficient.
2. X7R – Stable Class II Ceramic (EIA Class II)
Maximum capacitance change %
over temperature range
No DC volt applied
±20
±15
±15
±15
±15
±20
Rated DC Volt
+20 -30
+15 -25
-
+15 -25
+20 -30
Syfer
dielectric
code
R
X
B
X
B
R
Spec.
CECC
Classification
2C1
2R1
2X1
X7R
BX
BZ
Temperature
range °C
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
EIA
MIL
Capacitors of this type have a dielectric constant range of 1000-
4000, and also have a non-linear temperature characteristic which
exhibits a dielectric constant variation of less than ±15% (2R1)
from its room temperature value, over the specified temperature
range. Generally used for by-passing (decoupling), coupling,
filtering, frequency discrimination, DC blocking and voltage transient
suppression with greater volumetric efficiency than Class l units,
whilst maintaining stability within defined limits.
Capacitance and dissipation factor are affected by:-
Time
(Ageing)
Voltage
(AC or DC)
Frequency
4
【Date with Spring】Nankai University
Let’s share the spring of Nankai University with everyone! Hope you like it! Thanks:)...
runfa Talking
[Help] Problems with ADC12 conversion of MSP430
I am a novice, just learning to use msp430. I use adc12 for data acquisition. I think the problem may be the use of the MSC bit in ADC12CTL0. When using single-channel continuous acquisition mode with...
ufo2007 Microcontroller MCU
WEBENCH Design Guide
Step 1: Log in to ti.com.cn, find the WEBENCH design interface, enter the required electrical parameters, and click "Start Design" to enter the design page. Step 2: Log in to the TI WEBENCH design pag...
EEWORLD社区 Analogue and Mixed Signal
SDRAM read and write problems
In the sdram read and write test, I referred to the privileged classmate's program. In the data_gen module: reg wr_done; //All data written to sdram completion flag always @(posedge clk or negedge rst...
ole007 FPGA/CPLD
【Low power consumption】 Xilinx PCB specification
Four- and six-layer high-speed PCB designs for the Spartan-3E FT256 BGA package....
dream_byxiaoyu FPGA/CPLD
My usart serial port cannot receive data using the serial port assistant
The configuration is as follows GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11; GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD; //Pull-up input GPIO_Init(GPIOB, &GPIO_InitStructure); GPIO_InitStructure.GPIO_...
乱起东城 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 199  2115  1276  94  919  4  43  26  2  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号