EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

GRM0335C1H9R7BD01D

Description
cap cer 9.7pf 50v np0 0201
CategoryPassive components   
ManufacturerMurata
Websitehttps://www.murata.com
Environmental Compliance  
Download Datasheet Parametric View All

GRM0335C1H9R7BD01D Overview

cap cer 9.7pf 50v np0 0201

GRM0335C1H9R7BD01D Parametric

Parameter NameAttribute value
Datasheets
Chip Monolithic Ceramic Caps Part Numbering
Chip Monolithic Ceramic Caps Catalog
GRM0335C1H9R7BD01 Ref Shee
Product Photos
0201-0603
Catalog Drawings
GRM Series_0201
PCN Obsolescence/ EOL
GR,GC,GN Series 30/May/2012
Standard Package15,000
CategoryCapacitors
FamilyCeramic Capacitors
PackagingTape & Reel (TR)
Capacitance9.7pF
Tolerance±0.1pF
Voltage - Rated50V
Temperature CoefficieC0G, NP0
Mounting TypeSurface Mount, MLCC
Operating Temperature-55°C ~ 125°C
ApplicationsGeneral Purpose
Ratings-
Package / Case0201 (0603 Metric)
Size / Dimensi0.024" L x 0.012" W (0.60mm x 0.30mm)
Height - Seated (Max)-
Thickness (Max)0.013" (0.33mm)
Lead Spacing-
Features-
Lead Style-
Hot-selling computer peripheral products and supporting ICs
[i=s] This post was last edited by jameswangsynnex on 2015-3-3 19:59 [/i] Long-term supply of computer peripheral products and supporting ICs, such as: AU6331, AU6332, AU6333, AU6334, AU6254, AU6366, ...
yaodaic Mobile and portable
Help: CCS3.3 compilation error: Don't know how to build file
I am a beginner in DSP. When using CCS3.3, the header files added are included in Document. How can I add them to include?I found the link method on the Internet: "buildOptions-->(Tab)complier-->(Cate...
藤堂香澄 DSP and ARM Processors
Allegro's latest solution for 48v system
Who is Allegro? According to statistics, a typical car contains more than 9 Allegro devices on average , and some high-end car designs even contain more than 80 Allegro products.I thought I was a bron...
EEWORLD社区 Power technology
EEWORLD University Hall----Live Replay: Microchip Security Series 12 - PolarFire? SoC FPGA Secure Boot
Live Replay: Microchip Security Series 12 - PolarFire? SoC FPGA Secure Boot : https://training.eeworld.com.cn/course/5951...
hi5 Integrated technical exchanges
Analysis of possible transformation of LMR24220
[size=5] Taking advantage of the Mouser event, I grabbed an AD7984 ADC board, an 18-bit AD, which is awesome, but the hard part is that I don't have a power supply that can output 7.5V and -2.5V. I ca...
shihuntaotie Power technology
The register output data is unstable!
The 4-bit input is assigned to the output register at the rising edge of the clock. As a result, the output register shows an unexpected value before the data stabilizes! I added an intermediate regis...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2244  1704  2330  2534  771  46  35  47  52  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号