EEWORLDEEWORLDEEWORLD

Part Number

Search

2308-35-D2-30-010

Description
Card Edge Connector
CategoryThe connector    The connector   
File Size107KB,2 Pages
ManufacturerE Connector Solutions
Download Datasheet Parametric View All

2308-35-D2-30-010 Overview

Card Edge Connector

2308-35-D2-30-010 Parametric

Parameter NameAttribute value
Objectid1971533481
Reach Compliance Codeunknown
ECCN codeEAR99
Connector typeCARD EDGE CONNECTOR
Contact point genderFEMALE
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch3.175 mm
Termination typeSOLDER
Total number of contacts16
UL Flammability Code94V-0
CC
S
2300 Series Low Profile Card Edge Connector
.125[3.18] Contact Centers
Specifications
Insulator Material: Glass filled polyester, type PBT,
94 V-O, UL Rated.
Contact Material: Phosphor Bronze Alloy
Contact Plating: Gold and/or Tin over .000050” Nickel,
(See Contact Plating Options).
Current Rating:
3 amp at 30°C
Contact Resistance: Contact to Daughter Card:
10 m
Insulation Resistance: 5000 M
Dielectric Withstand Voltage: 1500 V AC
Daughter Board Insertion Force:
16 oz max. per contact pair
when tested with a .071” thick gage.
R
C
R
Recognized under the recognized component
Program of Underwriters Laboratories, Inc.
File Numbers: E146967 and E176234
Daughter Board Withdrawal Force:
1 oz min. per contact pair
when tested with a .054” thick gage.
PLEASE CONTACT ECS FOR DIMENSIONING
POLARIZING KEYS
P/N 23-PK2
.230 [5.84]
KEY IN BETWEEN CONTACTS
(ORDER SEPARATELY)
KEY REPLACES ONE PAIR OF CONTACTS
(ORDER SEPARATELY)
.175 [4.44]
.032 [.81]
.280 [7.11]
.200 [5.08]
.051 [1.30]
5.05 [12.83]
P/N 23-PK1
.103 [2.62]
CONSULT FACTORY FOR MOLDED IN KEY
WWW.ECSCONN.COM
How to evaluate the low power consumption of FPGA?
Recently, everyone is analyzing the data on FPGA low power consumption.I'll join in the fun,Let’s discuss with you how to define low power consumption of FPGA.To be honest, I didn’t pay much attention...
wstt FPGA/CPLD
Analysis of the "Signal" topic in the National College Student Electronics Contest
1. Previous " Signal Source " Competition Topics In the 11th National Undergraduate Electronic Design Competition, there were only five signal source questions [ 1] : ①Signal Generator (8th session , ...
宋元浩 Electronics Design Contest
Matlab Lesson 4 - Polynomial Arrays
Setting ranges and drawing! [[i] This post was last edited by gaoxiao on 2009-6-12 14:20 [/i]]...
gaoxiao Microcontroller MCU
Xilinx clock management
Hello everyone! How do you manage the clock in ise?...
applelonger FPGA/CPLD
Find the right solution
Hello everyone, I am looking for an ARM solution, Ubuntu system, CPU can be 6410 or other, need a full set of information, preferably a ready-made solution, which can be used with a little modificatio...
tryagain1 Linux and Android
I have just started learning Cadence Virtuoso and found that as long as the schematic diagram appears in the parallel inductor simulation, an error will be reported.
I have just started learning Cadence Virtuoso, and I found that whenever there is a parallel inductor simulation in the schematic diagram, it will report an error that the parallel inductor forms a sh...
非标准理工男 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2453  1039  576  2138  1603  50  21  12  44  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号