EEWORLDEEWORLDEEWORLD

Part Number

Search

1812Y1000302JCT

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, C0G, -/+30ppm/Cel TC, 0.003uF, 1812,
CategoryPassive components    capacitor   
File Size6MB,28 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Environmental Compliance
Download Datasheet Parametric View All

1812Y1000302JCT Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, C0G, -/+30ppm/Cel TC, 0.003uF, 1812,

1812Y1000302JCT Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid882397320
package instruction, 1812
Reach Compliance Codecompliant
Country Of OriginMainland China
ECCN codeEAR99
YTEOL7.88
capacitance0.003 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2.5 mm
JESD-609 codee3
length4.5 mm
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, 7 Inch
positive tolerance5%
Rated (DC) voltage (URdc)100 V
seriesSIZE(STANDARD)
size code1812
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
width3.2 mm
Standard range - 10Vdc to 6kVdc
X8R High Temperature capacitors
TCC/VCC capacitors
High Q capacitors
Copper Barrier capacitors
Open Mode and Tandem capacitors
IECQ-CECC range
AEC-Q200 range
S02A Space grade range
Safety Certified capacitors
250Vac Non Safety rated AC capacitors
115Vac 400Hz & DWV ranges
LCD Inverter chip range
E01 & E07 feedthrough chip capacitors
X2Y Integrated Passive Components
Radial Leaded capacitors
fpga pipeline problem
Let's discuss FPGA pipeline technology extensively....
eeleader FPGA/CPLD
Ask for help on the countdown display of LED digital tube
Originally it could display the initial setting value 25, but after adding the timer and interrupt, it could only display 00 [img]http://tieba.baidu.com/photo/p?kw=13区&flux=1&tid=3392989448&pic_id=7b5...
卡卡林 MCU
[Group Purchase] E-book: "Verilog SOPC Advanced Experiment Tutorial"!!! (From now until August 31)
EEWORLD and ZX Open Source Technology Co., Ltd. ( http://www.zxopen.com ) jointly createdThis e-book is the result of a lot of time and effort by Teacher Xia. We hope that friends who participate in t...
EEWORLD社区 FPGA/CPLD
Hexadecimal composition
Hexadecimal composition...
lorant Embedded System
[Problem Feedback] Anlu TD4.6.6-64bit pin constraint input PIN number bank does not automatically update the problem
I have encountered this problem several times before, that is, when continuously constraining some I/Os, the bank will not be updated when entering the PIN number. At first, I suspected that I had ent...
littleshrimp FPGA/CPLD
FPGA Classic 100 Questions - <Download Verification 16 Questions> Reprint
Some practical problems in FPGA learning, I hope it will be useful to some people. Keep improving and keep learning until you become a brave coreI hope you can make progress...
fpgawuhan FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2229  1968  2361  2898  137  45  40  48  59  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号