5962-01-251-7068 datasheet, PDF

5962-01-251-7068: DescriptionEE PLD, 40ns, PAL-Type, TTL, CDIP20; CategoryProgrammable logic devices Programmable logic; File Size1MB，25 Pages; ManufacturerAMD; Websitehttp://www.amd.com

Download Datasheet Parametric View All

5962-01-251-7068 Overview

EE PLD, 40ns, PAL-Type, TTL, CDIP20

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	1157444758
package instruction	DIP, DIP20,.3
Reach Compliance Code	compliant
ECCN code	3A001.A.2.C
Architecture	PAL-TYPE
JESD-30 code	R-XDIP-T20
Number of entries	16
Output times	8
Number of product terms	64
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output function	COMBINATORIAL
Package body material	CERAMIC
encapsulated code	DIP
Encapsulate equivalent code	DIP20,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Programmable logic type	EE PLD
propagation delay	40 ns
Certification status	Not Qualified
Filter level	38535Q/M;38534H;883B
Nominal supply voltage	5 V
surface mount	NO
technology	TTL
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL

The problem of Android emulator's navigation keys not working well: The navigation keys, up, down, left, right and confirmation keys on my Android emulator do not respond. Does anyone know what the problem is? Is it because the version is too high and not supported? I...; chenbingjy Linux and Android

Switching Power Supply Design (Third Edition) PDF scan, 540 pages: ...; buildele Power technology

First meeting: I am very happy to share the joy of learning embedded systems with you....; ljm945 Talking about work

Questions about data conversion: [table=98%,rgb(209, 217, 226)] [tr][td] [/td][td]DBH[/td][td]DBL[/td][/tr] [tr][td]Before conversion[/td][td]0 0 0 0 D11 D10 D9 D8[/td][td]D7 D6 D5 D4 D3 D2 D1 D0[/td][/tr] [tr][td]After conversion[/t...; 功夫佬 51mcu

FPGA-based SATA controller.doc: FPGA-based SATA controller.doc...; zxopenljx FPGA/CPLD

EDA experiment and practice dac_test: module dac_test(clock,key,wr_act,wr_data,seg,dig); input clock; //system clock (48MHz) input[4:0] key; //key input (KEY1~KEY5) output wr_act; //data enable output[10:0]wr_data; //data to be sent outpu...; 白丁 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components