EEWORLDEEWORLDEEWORLD

Part Number

Search

FMXMA238JJC-24.000000M

Description
Parallel - 3Rd Overtone Quartz Crystal, 24MHz Nom, ROHS COMPLIANT, HC-49/U, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size101KB,1 Pages
ManufacturerFrequency Management International
Environmental Compliance  
Download Datasheet Parametric View All

FMXMA238JJC-24.000000M Overview

Parallel - 3Rd Overtone Quartz Crystal, 24MHz Nom, ROHS COMPLIANT, HC-49/U, 2 PIN

FMXMA238JJC-24.000000M Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1311840886
package instructionROHS COMPLIANT, HC-49/U, 2 PIN
Reach Compliance Codecompliant
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level50 µW
frequency stability0.005%
frequency tolerance50 ppm
load capacitance8 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency24 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL11.05XB4.65XH10.82 (mm)/L0.435XB0.183XH0.426 (inch)
Series resistance60 Ω
surface mountNO
FMXMA
SERIES
Microprocessor Crystals
Low Cost Crystals
Thru-Hole Package
Multiple Package Heights
Surface Mount Lead Forming
HC-49/U
SPECIFICATIONS
08 - Issue 4 - 071508
Parameter
Frequency Range
Operation Mode
Load Capacitance (CL)
Frequency Tolerance
Temperature Tolerance
Operating Temperature
Storage Temperature
Equivalent Series Resistance (ESR)
Shunt Capacitance (C0)
Drive Level
Aging @ 25°C
All specifications subject to change without notice.
Specification
1.8 - 180 MHz
See Operation Mode and ESR Table
18 pF Std., 8 to 60 pF and Series available
±30 ppm @ 25°C Std. (See Cal. Tol. for Options)
±50 ppm Std. (See Temp. Tol. for Options)
0 to +70°C Std. (See Temp. Range for Options)
-55 to +125°C
See Operation Mode and ESR Table
7 pF max.
50
μW
typical, 1 mW max.
±5 ppm per year max.
HC-49/U
H
0.017
(0.43)
DIA.
0.500
(12.7)
MIN.
0.192
(4.88)
OPERATION MODE AND ESR TABLE
Frequency (MHz)
1.8 - 1.9
2.0 - 2.3
2.4 - 2.9
3.0 - 3.6
3.7 - 4.1
4.2 - 4.8
4.9 - 5.9
6.0 - 7.9
8.0 - 9.9
10.0 - 27.0
24.0 - 29.0
30.0 - 80.0
50.0 - 99.0
100.0 - 180.0
Mode
Fundamental
Fundamental
Fundamental
Fundamental
Fundamental
Fundamental
Fundamental
Fundamental
Fundamental
Fundamental
3rd Overtone
3rd Overtone
5th Overtone
5th Overtone
Max. ESR (Ohms)
650
550
350
200
100
70
50
40
35
25
60
40
90
110
0.183
(4.65)
MAX.
STANDARD MARKING
XXX.XXXM
XXXXXXX
FMI YYWW
XXX.XXXM FREQUENCY in MHz
XXXXXXX Part Number
FMI, Date Code
0.435
(11.05)
DIMENSION “H” TABLE
Package
A1
A2
Max. Height
0.530” (13.46mm)
0.426” (10.82mm)
NOTE: Standard Specifications for product indicated in
color
Dimensions:
Inches
(mm)
PART DESCRIPTION SYSTEM
MARKING: See Page 52, Format A
FMXM A1 1 18 H J A - XX.XXXXXXM - CM
Options
Product Family
MicroP Crystal
Package
A1
or A2
Mode
1 - Fundamental
3 - 3rd Overtone
5 - 5th Overtone
Load Cap. (CL)
18 - Standard (pF)
00 - Series
## - Custom (pF)
Cal. Tol. @ 25°C
G ±25 ppm
H ±30 ppm
I ±40 ppm
J ±50 ppm
K ±100 ppm
X Custom
Temp. Tol.
G ±25 ppm
H ±30 ppm
I ±40 ppm
J ±50 ppm
K ±100 ppm
X Custom
Frequency (MHz)
Temp. Range
A 0 to 70 °C
B -20 to 70 °C
C -40 to 85 °C
D -10 to 50 °C
E -10 to 60 °C
F -30 to 60 °C
J 0 to 50 °C
X Custom
TR - Tape & Reel
BI - Base Insulator
GB - Gnd Lead Base
GT - Gnd Lead Top
LT - Lead Trimming
LF - Lead Forming
PD - Parameter Data
TD - Temp. Data
TG - Temp. Grading
CM - Custom Mark
BLANK - None Req’d.
-55°C TO +125°C Available, Limited Stability Options,
please consult the factory.
1-800-800-XTAL
[9825]
www.fmi-inc.com
10
DSP-Sitara premium courses are coming soon!
[font=楷体,楷体_GB2312][size=6][color=red] Let me tell you in advance that TI's premium course - DSP-Sitara will be online tomorrow! Are you ready to start learning? [/color]:victory: [/size][/font]...
maylove DSP and ARM Processors
What is the difference between the RAM generated by the reg [] mem [] statement and the RAM generated by the IP core in terms of the resources used by the FPGA...
Is there any difference between the RAM generated by reg [] mem [] statement and the RAM generated by IP core in terms of using FPGA resources? Does the RAM generated by the former use the basic units...
kimi170 FPGA/CPLD
What are the conditions for enabling the serial port interrupt USART_INT_IDLE of GD32F103?
When I initialized UART, I added the idle setting. usart_enable(USART0);/* enable USART0 receive interrupt */ usart_interrupt_enable(USART0, USART_INT_RBNE); usart_interrupt_enable(USART0, USART_INT_I...
bigbat Domestic Chip Exchange
Design of large LED display system based on FPGA+MCU
The traditional large-scale LED display system uses MCU, ARM or PLD as the core control chip. The design and implementation of the LED display control system with FPGA as the core is relatively comple...
Aguilera DSP and ARM Processors
DCDC, 24V to 12V
The car power supply needs to convert 24V to 12v, which can be achieved using DCDC!...
9526tao Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 497  329  2008  1271  2604  11  7  41  26  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号