EEWORLDEEWORLDEEWORLD

Part Number

Search

SJTP02RE-20-41S(014)

Description
conn rcpt 41pos box mnt sckt
CategoryThe connector   
File Size710KB,22 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

SJTP02RE-20-41S(014) Overview

conn rcpt 41pos box mnt sckt

SJTP02RE-20-41S(014) Parametric

Parameter NameAttribute value
Datasheets
SJT Subminiature Cylindrical Connectors
Standard Package1
CategoryConnectors, Interconnects
FamilyCircular Connectors
PackagingBulk
Connector TypeReceptacle, Female Sockets
Number of Positions41
Shell Size - Inse20-41
Shell Size, MIL-
Mounting TypePanel Mount, Flange
TerminatiCrim
Fastening TypeBayonet Lock
OrientatiN (Normal)
Ingress ProtectiEnvironment Resis
Shell Material, FinishAluminum, Olive Drab Cadmium Plated
Contact FinishGold
Features-
Contact Finish Thickness50µin (1.27µm)
Current Rating-
Voltage - Rated600VAC, 850VDC
Operating Temperature-65°C ~ 175°C
Other NamesASJTP02RE-20-41S(014)
Amphenol SJT
Subminiature Cylindrical Connectors
®
12-091-11
Amphenol
How does G2553 determine the location of the program downloaded in flash and the location of various variables in ram?
I use ADC to sample and DTC to store. Because there are too many sampled data, if I use RAM, I am afraid that the address value of ADC10SA will overwrite the values of some variables in the program. I...
ls2029842 Microcontroller MCU
Please help me solve the problem of WDM driver mapping drive letter
In the driver, I use IORegisterDeviceInterface to create a symbolic link. Now it can accept CTRL codes. I hope to map the device to a drive letter, like FileDisk, but mapped at the application layer. ...
swim Embedded System
Discuss the difference and connection between FIR and IIR and their implementation methods
This article is purely a personal understanding of digital signals. If there are any mistakes, I hope experts can point them out. FIR: Finite Impulse Response Filter. Finite means that its impulse res...
liumnqti DSP and ARM Processors
[Novice FPGA VHDL Learning Post] Post 8 Basic Knowledge (Part 3)
[align=center][Rookie FPGA VHDL Learning Post] Post 8 [font=Times New Roman] [/font]Basic Knowledge (III) [/align][align=left][color=#000000] [/color][/align][align=left](I) Let's learn the power-on s...
常见泽1 FPGA/CPLD
[NUCLEO-L552ZE Review] + ADC-based fluorescence value reading
I have learned a little bit about CUBEMX and HAL library. Today, I will get to the point and test the reading of ADC of a fluorescent board in my project. With the preparation in the previous part, it...
eew_RZBDDH stm32/stm8
TI Live: Detailed talk on "Bidirectional CLLLC Resonant, Dual Active Bridge (DAB) Reference Design", watch and win gifts (64 in total)
The CLLLC resonant DAB with bidirectional power flow and soft switching characteristics is an ideal candidate for hybrid electric vehicle/electric vehicle (HEV/EV) onboard charger and energy storage a...
EEWORLD社区 TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1637  2012  453  2316  1373  33  41  10  47  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号