EEWORLDEEWORLDEEWORLD

Part Number

Search

142-18.432M-18-25P

Description
Parallel - Fundamental Quartz Crystal, 18.432MHz Nom, HC-49T, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size175KB,4 Pages
ManufacturerOscilent
Websitehttp://www.oscilent.com
Environmental Compliance  
Download Datasheet Parametric View All

142-18.432M-18-25P Overview

Parallel - Fundamental Quartz Crystal, 18.432MHz Nom, HC-49T, 2 PIN

142-18.432M-18-25P Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1358606807
package instructionHC-49T, 2 PIN
Reach Compliance Codecompliant
Other featuresAT-CUT
Ageing5 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level50 µW
frequency stability0.005%
frequency tolerance25 ppm
load capacitance18 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency18.432 MHz
Maximum operating temperature50 °C
Minimum operating temperature
physical sizeL11.05XB4.65XH11.2 (mm)/L0.435XB0.183XH0.441 (inch)
Series resistance25 Ω
surface mountNO
Oscilent Corporation | 141 - 142
Page 1 of 4
Quartz Crystals
Series Number
Package
Description
Last Modified
141 ~ 142
Quartz Crystal FEATURES
- Industry Standard Package
- Wide Frequency range
- Tight Tolerances
- Excellent reliability/Aging
- "AT" cut crystals
- Cost effective
- RoHs / Lead Free compliant
HC-49U / HC-49T
Weld Type Quartz
April. 17 2008
OPERATING CONDITIONS / ELECTRICAL CHARACTERISTICS
PARAMETERS
Frequency Range
Frequency Tolerance
Temperature Tolerance
Operating Temperature
Storage Temperature
Shunt Capacitance
Load Capacitance
Drive Level
Aging (First Year)
Insulation Resistance
CONDITIONS
f
O
Ref @ +25°C
T
L
T
OPR
T
STG
C
O
C
L
D
L
@ +25°C
I
R
CHARACTERISTICS
1.800 ~ 100.00
±30 std. (±5 ~ ±100 avail.)
±50 std. (See Table 2)
-20 ~ +70 std. (See Table 2)
-55 ~ +125
7.0 max.
20.0 std. (8 ~ 50 and Series avail.)
0.05 ~ 1.0
±5.0 max.
500 (DC100 ±10V) min.
UNITS
MHz
PPM
PPM
°C
°C
pF
pF
mW
PPM/Y
Mohm
TABLE 1 - MODE OF OSCILLATION AND EQUIVALENT SERIES RESISTANCE
FREQUENCY RANGE (MHz)
1.800 ~ 2.000
2.000~ 2.400
2.400 ~ 3.000
3.000 ~ 3.500
3.500 ~ 4.000
4.000 ~ 7.000
7.000 ~ 10.000
10.000 ~ 15.000
15.000 ~ 20.000
20.000 ~ 25.000
25.000 ~ 30.000
30.000 ~ 75.000
75.000 ~ 100.000
27.000 ~ 35.000
MODE
Fundamental
Fundamental
Fundamental
Fundamental
Fundamental
Fundamental
Fundamental
Fundamental
Fundamental
Fund. / 3rd OT
Fund. / 3rd OT
3rd Overtone
3rd / 5th Overtone
BT Fund.
HC-49T (ohm max.)
-
-
-
-
150
90
50
45
25
25 / 60
25 / 40
40
- / 60
40
HC-49U (ohm max.)
600
450
350
150
90
70
50
35
25
25 / 50
25 / 40
40
- / 60
40
TABLE 2 - FREQUENCY - TEMPERATURE TOLERANCE
Tolerance (PPM)
Regarding CEDDK's READ_PORT_UCHAR(), where is the port number address defined?
I am writing a GPIO driver recently. In the GPI_Read() stream interface function, I want to use READ_PORT_UCHAR() to receive data from a specified GPIO port. I am using PXA270. Where is the GPIO port ...
zeno83121 Embedded System
How to get 200Hz and 1000Hz from 32768Hz
How to use MSP430's ACLK (32768Hz) to generate a 200Hz frequency and a 1000Hz frequency, and how to set CCR0. Waiting online......
ajungle Microcontroller MCU
About STM32, the problem between serial port 1 and PWM
Now I use TIM4 to generate PWM, and then TIM2 timer interrupt throws audio data to TIM4. Now the playback is normal, but I found that after configuring and turning on TIM4 and TIM2, USART1 seems to be...
piaofu stm32/stm8
[Bug Report] When using the 430 evaluation kit
Use environment: ccs4.2 Development platform: MSP430 evaluation kit Phenomenon: The project is compiled without error, but when simulating, it always prompts that the simulation cannot be downloaded, ...
mxj1005071012 Microcontroller MCU
Simple 6LoWPAN Mesh Data Collector
A simple mesh network data collector for a smart meter advanced metering infrastructure (AMI) network is designed and implemented. The network is an IPv6 based low power wireless personal area network...
Jacktang RF/Wirelessly
ISE and EKD joint development issues
I used EDK to configure the TVP5150 and SAA7121 chips, and then made an IP core. The user logic is to directly give the output of 5150 to the input of 7121, that is, VPOUT=VPIN, The result is that it ...
jokeboy999 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2826  2528  1152  324  2543  57  51  24  7  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号