EEWORLDEEWORLDEEWORLD

Part Number

Search

WQFN2023050BD

Description
RES,SMT,THIN FILM,30.5 OHMS,100WV,.5% +/-TOL,-100,100PPM TC,0202 CASE
CategoryPassive components    The resistor   
File Size84KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

WQFN2023050BD Overview

RES,SMT,THIN FILM,30.5 OHMS,100WV,.5% +/-TOL,-100,100PPM TC,0202 CASE

WQFN2023050BD Parametric

Parameter NameAttribute value
Objectid1169249483
package instructionSMT, 0202
Reach Compliance Codeunknown
Country Of OriginUSA
ECCN codeEAR99
YTEOL8.5
structureChip
Manufacturer's serial numberQFN
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height0.254 mm
Package length0.51 mm
Package formSMT
Package width0.51 mm
method of packingTray
Rated power dissipation(P)0.025 W
GuidelineMIL-STD-883
resistance30.5 Ω
Resistor typeFIXED RESISTOR
seriesQFN
size code0202
technologyTHIN FILM
Temperature Coefficient100 ppm/°C
Tolerance0.5%
Operating Voltage100 V
QFN
Vishay Electro-Films
NiCr Thin Film, Top-Contact Resistor
CHIP
RESISTORS
FEATURES
Wire bondable
Product may not
be to scale
Chip size: 0.020 inches square
Resistance range: 10
Ω
to 510 kΩ
Resistor material: Nichrome
Quartz substrate: < 0.1 pF shunt capacitance
The QFN series nichrome on quartz resistor chips offer a
combination of nichrome stability, excellent frequency
response and small size.
The QFNs are manufactured using Vishay Electro-Films
(EFI) sophisticated thin film equipment and manufacturing
technology. The QFNs are 100 % electrically tested and
visually inspected to MIL-STD-883.
Power: 25 mW
APPLICATIONS
Vishay EFI QFN top-contact resistor chips are widely used in hybrid packages where space is limited. Designed with capacity to
handle substantial power loads, they also have the benefit of nichrome stability.
Recommended for hermetic environments where die is not exposed to moisture.
TEMPERATURE COEFFICIENT OF RESISTANCE, VALUES AND TOLERANCES
Tightest Standard Tolerance Available
1%
0.5 %
0.1 %
± 25 ppm/°C
± 50 ppm/°C
± 100 ppm/°C
± 250 ppm/°C
PROCESS CODE
CLASS H*
203
201
202
200
Gold terminations
*MIL-PRF-38534 inspection criteria
CLASS K*
207
205
206
204
1
Ω
10
Ω
30
Ω
100
Ω
200 kΩ 360 kΩ 510 kΩ
STANDARD ELECTRICAL SPECIFICATIONS
PARAMETER
Noise, MIL-STD-202, Method 308
100
Ω
- 250 kΩ
< 100
Ω
or > 251 kΩ
Stability, 1000 h, + 125 °C, 50 mW
Operating Temperature Range
Thermal Shock, MIL-STD-202,
Method 107, Test Condition F
High Temperature Exposure, + 150 °C, 100 h
Dielectric Voltage Breakdown
Insulation Resistance
Operating Voltage
DC Power Rating at + 70 °C (Derated to Zero at + 175 °C)
5 x Rated Power Short-Time Overload, + 25 °C, 5 s
- 35 dB typ.
- 20 dB typ.
± 0.1 % max.
ΔR/R
- 55 °C to + 125 °C
± 0.25 % max.
ΔR/R
± 0.5 % max.
ΔR/R
200 V
10
12
min.
100 V max.
25 mW
± 0.25 % max.
ΔR/R
www.vishay.com
50
For technical questions, contact: efi@vishay.com
Document Number: 61079
Revision: 14-Mar-08
Urgent! Can anyone tell me why Virtex6 Rapidio modelsim simulation ireq_rdy_n does not go low after being pulled high
[align=left][color=#000000]Hello everyone [font=Calibri] [/font]When I use [font=Calibri]modelsim[/font] to simulate [font=Calibri]Rapidio[/font], when [font=Calibri] [/font] starts to send, [font=Cal...
jasonshows FPGA/CPLD
Typical embedded system components
[b][b][color=#003366][font=Verdana][size=2]Embedded system is a special computer application system. It has the common characteristics of general computer components and is also composed of hardware a...
songbo Embedded System
ST BLUEMS APK is now available on Wandoujia!
[color=#333333][font=Calibri][size=16px]Download link: [url=http://www.wandoujia.com/apps/com.st.bluems]http://www.wandoujia.com/apps/com.st.bluems[/url][/size][/font][/color] [font=Calibri][size=3][c...
朵拉A萌 ST Sensors & Low Power Wireless Technology Forum
74 series chip function quick reference
74 series chip function quick reference...
fighting PCB Design
When you draw a PCB, do you not know how to layout it?
When I draw PCB, I always worry about the layout. I feel that my layout is not very good and the board I draw is not as good-looking as others. I wonder if you have any good experience in layout? Give...
wulei19880906 PCB Design
A process cannot have two clock triggers
[i=s] This post was last edited by Qingchengshanxia on 2016-4-15 09:18 [/i] [align=left]When using modelsim simulation, the output is normal, and ISE compilation is also normal, but an error occurs du...
青城山下 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1270  831  246  156  1238  26  17  5  4  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号