51720-10700801ABLF datasheet, PDF

51720-10700801ABLF: DescriptionBoard Connector, 16 Contact(s), Female, Right Angle, Solder Terminal, Locking, Receptacle; CategoryThe connector The connector; File Size272KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

51720-10700801ABLF Overview

Board Connector, 16 Contact(s), Female, Right Angle, Solder Terminal, Locking, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	309057567
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.574 inch
subject depth	0.93 inch
body length	2.85 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact arrangement	S8P8
Contact completed and terminated	TIN OVER NICKEL
Contact point gender	FEMALE
Contact material	COPPER ALLOY
Contact resistance	2 mΩ
Contact style	HYBRID
Dielectric withstand voltage	2500VDC V
Durability	200 Cycles
maximum insertion force	.973 N
Insulation resistance	10000000000 Ω
insulator material	GLASS FILLED POLYETHYLENE
Manufacturer's serial number	51720
Mixed contacts	YES
Installation option 1	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
Maximum operating temperature	105 °C
Minimum operating temperature	-20 °C
Plating thickness	30u inch
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.135 inch
Termination type	SOLDER
Total number of contacts	16
Evacuation force-minimum value	.17792 N

PDM: Rev:P

STATUS:

Released

Printed: Dec 20, 2010

What are the functions and locations of capacitors of different sizes?: I am currently using a TI power chip. In addition to the common bypass capacitors such as 0.1uf and 0.01uf, and the common filter capacitors such as 10uf and 47uf, the manual wiring diagram also shows...; Yik PCB Design

stm32 has not field TIM_Channel can be solved. Are you saying there is an update to the ST library?: There is no output when making TIM2 square wave. The TIM configuration is as follows: TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure; TIM_OCInitTypeDef TIM_OCInitStructure;/**/ TIM_DeInit(TIM2);/**/ /*...; xy03043126 stm32/stm8

Verilog HDL---General steps in designing finite state machines: ( 1 ) Logical abstraction, deriving a state transition diagram. This is to express a given actual logical relationship as a temporal logic function, which can be described by a state transition table ...; 捍卫真理 FPGA/CPLD

A DSP developer's experience [Reprint]: I have been engaged in DSP development for several years. I have seen many friends are very interested in DSP development. I will write about my experience in DSP development in recent years. This is ...; liumnqti DSP and ARM Processors

When SOSO is not around: [b]Today is the third day of EEWORLD master Soso’s annual leave. We all miss her so much! [/b] Netizens kept calling out in the forum: In the [url=https://bbs.eeworld.com.cn/thread-68843-517-1.html]da...; EEW Talking

Interview with kernel developer Jens Axboe: [url=http://linux.chinaunix.net/news/2007-02-01/3807.shtml]原文地址[/url][align=left][color=#000][font=Verdana, Arial, Helvetica, sans-serif][size=12px]jens Axboe has been involved with Linux since 1993. ...; 白丁 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components