HIP6004A
Data Sheet
October 1997
File Number
4417.1
Buck and Synchronous-Rectifier (PWM)
Controller and Output Voltage Monitor
The HIP6004A provides complete control and protection for
a DC-DC converter optimized for high-performance
microprocessor applications. It is designed to drive two
N-Channel MOSFETs in a synchronous-rectified buck
topology. The HIP6004A integrates all of the control, output
adjustment, monitoring and protection functions into a single
package.
The output voltage of the converter is easily adjusted and
precisely regulated. The HIP6004A includes a fully TTL-
compatible 5-input digital-to-analog converter (DAC) that
adjusts the output voltage from 2.1VDC to 3.5VDC in 0.1V
increments and from 1.8VDC to 2.05VDC in 0.05V steps.
The precision reference and voltage-mode regulator hold the
selected output voltage to within
±1%
over temperature and
line voltage variations.
The HIP6004A provides simple, single feedback loop,
voltage-mode control with fast transient response. It includes
a 200kHz free-running triangle-wave oscillator that is
adjustable from below 50kHz to over 1MHz. The error
amplifier features a 15MHz gain-bandwidth product and
6V/ms slew rate which enables high converter bandwidth for
fast transient performance. The resulting PWM duty ratio
ranges from 0% to 100%.
The HIP6004A monitors the output voltage with a window
comparator that tracks the DAC output and issues a Power
Good signal when the output is within
±10%.
The HIP6004A
protects against over-current and over-voltage conditions by
inhibiting PWM operation. Additional built-in over-voltage
protection triggers an external SCR to crowbar the input
supply. The HIP6004A monitors the current by using the
r
DS(ON)
of the upper MOSFET which eliminates the need for
a current sensing resistor.
Features
• Drives Two N-Channel MOSFETs
• Operates from +5V or +12V Input
• Simple Single-Loop Control Design
- Voltage-Mode PWM Control
• Fast Transient Response
- High-Bandwidth Error Amplifier
- Full 0% to 100% Duty Ratio
• Excellent Output Voltage Regulation
-
±1%
Over Line Voltage and Temperature
• TTL-Compatible 5-Bit Digital-to-Analog Output Voltage
Selection
- Wide Range . . . . . . . . . . . . . . . . . . . 1.8V
DC
to 3.5V
DC
- 0.1V Binary Steps . . . . . . . . . . . . . . . 2.1V
DC
to 3.5V
DC
- 0.05V Binary Steps . . . . . . . . . . . . . 1.8V
DC
to 2.05V
DC
• Power-Good Output Voltage Monitor
• Over-Voltage and Over-Current Fault Monitors
- Does Not Require Extra Current Sensing Element,
Uses MOSFET’s r
DS(ON)
• Small Converter Size
- Constant Frequency Operation
- 200kHz Free-Running Oscillator Programmable from
50kHz to over 1MHz
Applications
• Power Supply for Pentium®, Pentium Pro, Pentium II,
PowerPC™, K6™, 6X86™ and Alpha™ Microprocessors
• High-Power 5V to 3.xV DC-DC Regulators
• Low-Voltage Distributed Power Supplies
Pinout
HIP6004A
(SOIC)
TOP VIEW
V
SEN
OCSET
SS
VID0
VID1
VID2
1
2
3
4
5
6
7
8
9
20 RT
19 OVP
18 V
CC
17 LGATE
16 PGND
15 BOOT
14 UGATE
13 PHASE
12 PGOOD
11 GND
Ordering Information
PART NUMBER
HIP6004ACB
TEMP.
RANGE (
o
C)
0 to 70
PACKAGE
20 Ld SOIC
PKG.
NO.
M20.3
6X86™ is a trademark of Cyrix Corporation.
Alpha Micro™ is a trademark of Digital Computer Equipment Corporation.
K6™ is a trademark of Advanced Micro Devices, Inc.
Pentium® is a registered trademark of Intel Corporation.
PowerPC™ is a trademark of IBM.
VID3
VID4
COMP
FB 10
2-62
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
©
Intersil Corporation 1999
HIP6004A
Typical Application
+12V
V
CC
PGOOD
SS
OVP
RT
VID0
VID1
VID2
VID3
VID4
FB
MONITOR AND
PROTECTION
OCSET
EN
BOOT
V
IN
= +5V OR +12V
OSC
UGATE
PHASE
+V
OUT
HIP6004A
D/A
+
+
-
LGATE
PGND
V
SEN
GND
-
COMP
Block Diagram
V
CC
V
SEN
110%
+
POWER-ON
RESET (POR)
-
-
-
-
PGOOD
90%
+
115%
+
SOFT-
START
OVER-
CURRENT
4V
OVER-
VOLTAGE
10µA
OVP
SS
BOOT
UGATE
PHASE
VID0
VID1
VID2
VID3
VID4
FB
COMP
GND
RT
OSCILLATOR
TTL D/A
CONVERTER
(DAC)
DACOUT
+
PWM
COMPARATOR
GATE
INHIBIT CONTROL
LOGIC
PWM
LGATE
PGND
+
OCSET
REFERENCE
200µA
-
+
-
ERROR
AMP
2-63
HIP6004A
Absolute Maximum Ratings
Supply Voltage, V
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +15V
Boot Voltage, V
BOOT
- V
PHASE
. . . . . . . . . . . . . . . . . . . . . . . . +15V
Input, Output or I/O Voltage . . . . . . . . . . . .GND -0.3V to V
CC
+0.3V
ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 2
Thermal Information
Thermal Resistance (Typical, Note 1)
θ
JA
(
o
C/W)
SOIC Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
110
SOIC Package (with 3in
2
of Copper) . . . . . . . . . . .
86
Maximum Junction Temperature (Plastic Package) . . . . . . . .150
o
C
Maximum Storage Temperature Range . . . . . . . . . . -65
o
C to 150
o
C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . .300
o
C
(SOIC - Lead Tips Only)
Operating Conditions
Supply Voltage, V
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . +12V
±10%
Ambient Temperature Range . . . . . . . . . . . . . . . . . . . . . 0
o
C to 70
o
C
Junction Temperature Range . . . . . . . . . . . . . . . . . . . . 0
o
C to 125
o
C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1.
θ
JA
is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications
PARAMETER
V
CC
SUPPLY CURRENT
Nominal Supply
POWER-ON RESET
Rising V
CC
Threshold
Falling V
CC
Threshold
Rising V
OCSET
Threshold
OSCILLATOR
Free Running Frequency
Total Variation
Ramp Amplitude
REFERENCE and DAC
Recommended Operating Conditions, Unless Otherwise Noted
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
I
CC
UGATE and LGATE Open
-
5
-
mA
V
OCSET
= 4.5V
V
OCSET
= 4.5V
-
8.2
-
-
-
1.26
10.4
-
-
V
V
V
RT = OPEN
6kΩ < RT to GND < 200kΩ
∆V
OSC
RT = Open
185
-15
-
200
-
1.9
215
+15
-
kHz
%
V
P-P
DAC(VID0-VID4) Input Low Voltage
DAC(VID0-VID4) Input High Voltage
DACOUT Voltage Accuracy
ERROR AMPLIFIER
DC Gain
Gain-Bandwidth Product
Slew Rate
GATE DRIVERS
Upper Gate Source
Upper Gate Sink
Lower Gate Source
Lower Gate Sink
PROTECTION
Over-Voltage Trip (V
SEN
/DACOUT)
OCSET Current Source
OVP Sourcing Current
Soft Start Current
I
OCSET
I
OVP
I
SS
V
OCSET
= 4.5V
DC
V
SEN
= 5.5V, V
OVP
= 0V
I
UGATE
R
UGATE
I
LGATE
R
LGATE
V
BOOT
- V
PHASE
= 12V, V
UGATE
= 6V
I
LGATE
= 0.3A
V
CC
= 12V, V
LGATE
= 6V
I
LGATE
= 0.3A
GBW
SR
COMP = 10pF
-
2.0
-1.0
-
-
-
0.8
-
+1.0
V
V
%
-
-
-
88
15
6
-
-
-
dB
MHz
V/µs
350
-
300
-
500
5.5
450
3.5
-
10
-
6.5
mA
Ω
mA
Ω
-
170
60
-
115
200
-
10
120
230
-
-
%
µA
mA
µA
2-64
HIP6004A
Electrical Specifications
PARAMETER
POWER GOOD
Upper Threshold (V
SEN
/DACOUT)
Lower Threshold (V
SEN
/DACOUT)
Hysteresis (V
SEN
/DACOUT)
PGOOD Voltage Low
V
PGOOD
V
SEN
Rising
V
SEN
Falling
Upper and Lower Threshold
I
PGOOD
= -5mA
106
89
-
-
-
-
2
0.5
111
94
-
-
%
%
%
V
Recommended Operating Conditions, Unless Otherwise Noted
(Continued)
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
Typical Performance Curves
80
70
1000
RESISTANCE (kΩ)
R
T
PULLUP
TO +12V
I
CC
(mA)
60
C
UPPER
= C
LOWER
= C
GATE
50
40
C
GATE
= 1000pF
30
10
R
T
PULLDOWN TO V
SS
20
10
10
100
SWITCHING FREQUENCY (kHz)
1000
0
100
200
300
400
500
600
C
GATE
= 10pF
C
GATE
= 3300pF
100
700
800
900
1000
SWITCHING FREQUENCY (kHz)
FIGURE 1. R
T
RESISTANCE vs FREQUENCY
FIGURE 2. BIAS SUPPLY CURRENT vs FREQUENCY
2-65
HIP6004A
Functional Pin Description
V
SEN
OCSET
SS
VID0
VID1
VID2
VID3
VID4
COMP
1
2
3
4
5
6
7
8
9
20 RT
19 OVP
18 V
CC
17 LGATE
16 PGND
15 BOOT
14 UGATE
13 PHASE
12 PGOOD
11 GND
PGOOD (Pin 12)
PGOOD is an open collector output used to indicate the
status of the converter output voltage. This pin is pulled low
when the converter output is not within
±10%
of the
DACOUT reference voltage.
PHASE (Pin 13)
Connect the PHASE pin to the upper MOSFET source. This
pin is used to monitor the voltage drop across the MOSFET
for over-current protection. This pin also provides the return
path for the upper gate drive.
FB 10
UGATE (Pin 14)
Connect UGATE to the upper MOSFET gate. This pin
provides the gate drive for the upper MOSFET.
V
SEN (
Pin 1)
This pin is connected to the converters output voltage. The
PGOOD and OVP comparator circuits use this signal to
report output voltage status and for overvoltage protection.
BOOT (Pin 15)
This pin provides bias voltage to the upper MOSFET driver.
A bootstrap circuit may be used to create a BOOT voltage
suitable to drive a standard N-Channel MOSFET.
OCSET (Pin 2)
Connect a resistor (R
OCSET
) from this pin to the drain of the
upper MOSFET. R
OCSET
, an internal 200µA current source
(I
OCS
), and the upper MOSFET on-resistance (r
DS(ON)
) set
the converter over-current (OC) trip point according to the
following equation:
I
OCS
•
R
OCSET
I
PEAK
= -------------------------------------------
-
r
DS
(
ON
)
PGND (Pin 16)
This is the power ground connection. Tie the lower MOSFET
source to this pin.
LGATE (Pin 17)
Connect LGATE to the lower MOSFET gate. This pin
provides the gate drive for the lower MOSFET.
V
CC
(Pin 18)
Provide a 12V bias supply for the chip to this pin.
An over-current trip cycles the soft-start function.
OVP (Pin 19)
The OVP pin can be used to drive an external SCR in the
event of an overvoltage condition. Output rising 15% more
than the DAC-set voltage triggers a high output on this pin
and disables PWM gate drive circuitry.
SS (Pin 3)
Connect a capacitor from this pin to ground. This capacitor,
along with an internal 10µA current source, sets the soft-
start interval of the converter.
VID0-4 (Pins 4-8)
VID0-4 are the input pins to the 5-bit DAC. The states of
these five pins program the internal voltage reference
(DACOUT). The level of DACOUT sets the converter output
voltage. It also sets the PGOOD and OVP thresholds. Table
1 specifies DACOUT for the 32 combinations of DAC inputs.
RT (Pin 20)
This pin provides oscillator switching frequency adjustment.
By placing a resistor (R
T
) from this pin to GND, the nominal
200kHz switching frequency is increased according to the
following equation:
5
•
10
Fs
≈
200kHz
+ --------------------
-
R
T
(
kΩ
)
6
COMP (Pin 9) and FB (Pin 10)
COMP and FB are the available external pins of the error
amplifier. The FB pin is the inverting input of the error
amplifier and the COMP pin is the error amplifier output.
These pins are used to compensate the voltage-control
feedback loop of the converter.
(R
T
to GND)
Conversely, connecting a pull-up resistor (R
T
) from this pin
to V
CC
reduces the switching frequency according to the
following equation:
4
•
10
-
Fs
≈
200kHz
– --------------------
R
T
(
kΩ
)
7
GND (Pin 11)
Signal ground for the IC. All voltage levels are measured with
respect to this pin.
(R
T
to 12V)
2-66
京公网安备 11010802033920号
EEWORLD
