FMXMC6S2106JDA-13.900000M-TR datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> FMXMC6S2106JDA-13.900000M-TR

FMXMC6S2106JDA-13.900000M-TR: DescriptionParallel - Fundamental Quartz Crystal, 13.9MHz Nom, ROHS COMPLIANT, MINIATURE, CERAMIC, SMD, 2 PIN; CategoryPassive components Crystal/resonator; File Size198KB，1 Pages; ManufacturerFrequency Management International; Environmental Compliance

Download Datasheet Parametric View All

FMXMC6S2106JDA-13.900000M-TR Overview

Parallel - Fundamental Quartz Crystal, 13.9MHz Nom, ROHS COMPLIANT, MINIATURE, CERAMIC, SMD, 2 PIN

FMXMC6S2106JDA-13.900000M-TR Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1315092101
package instruction	ROHS COMPLIANT, MINIATURE, CERAMIC, SMD, 2 PIN
Reach Compliance Code	compliant
Other features	TR
Ageing	5 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	10 µW
frequency stability	0.001%
frequency tolerance	50 ppm
load capacitance	6 pF
Installation features	SURFACE MOUNT
Nominal operating frequency	13.9 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
physical size	L6.0XB3.5XH1.1 (mm)/L0.236XB0.138XH0.043 (inch)
Series resistance	60 Ω
surface mount	YES

Preview

Download Datasheet

View All

FMXMC6S2

SERIES

Microprocessor Crystals

Surface Mount Ceramic Pkg.

Miniature 2-Pad / Ultra Thin

High Reliability

Tight Stability

CERAMIC SMD 6x3.5

SPECIFICATIONS

Issue 2 | 07252012

Parameter

Frequency Range

Operation Mode

Load Capacitance (CL)

Frequency Tolerance

Temperature Tolerance

Operating Temperature

Storage Temperature

Equivalent Series Resistance (ESR)

Shunt Capacitance (C0)

Drive Level

Aging @ +25°C

Insulation Resistance

Reflow Conditions

All specifications subject to change without notice.

Specification

8 - 150 MHz

See Operation Mode and ESR Table

18 pF Std, 6 - 60 pF and Series available

±30 ppm @ 25°C Std (See Cal. Tol. for Options)

±50 ppm Std (See Temp. Tol. for Options)

0 to +70°C Std (See Temp. Range for Options)

-40 to +85°C / -55 to +125°C

See Operation Mode and ESR Table

7 pF max

10 µW typical, 300 µW max

±3 ppm typical; ±5 ppm per year max

500MΩ min at 100V

±15V

+260ºC ±10ºC for 10 sec max 2 reflows max

6x3.5 CERAMIC SMD

OPERATION MODE AND ESR TABLE

Frequency (MHz)

8.0 - 13.9

14.0 - 39.0

40.0 - 150.0

Mode

Fundamental

3rd Overtone

Max. ESR (Ohms)

STANDARD MARKING

XXX.XXXM

XXXXXXX

FMI YYWW

XXX.XXXM FREQUENCY in MHz

XXXXXXX Part Number

FMI, Date Code

Recommended Solder Pad Layout

NOTE: Standard Specifications for product indicated in

color

Dimensions:

Inches

(mm)

PART DESCRIPTION SYSTEM

MARKING: See Page 52, Format A

FMXM C6S2 1 18 H J A - XX.XXXXXXM - CM

Product Family

MicroP Crystal

Package

Ceramic SMD

6x3.5mm, 2 pad

Mode

1 - Fundamental

3 - 3rd Overtone

Load Cap. (CL)

18 - Standard (pF)

00 - Series

XX - Custom (pF)

Cal. Tol. @ 25°C

D ±10 ppm

F ±20 ppm

H ±30 ppm

J ±50 ppm

K ±100 ppm

X Custom

Frequency (MHz)

Temp. Range

A 0 to 70 °C

B -20 to 70 °C

C -40 to 85 °C

D -10 to 50 °C

E -10 to 60 °C

F -30 to 60 °C

J 0 to 50 °C

X Custom

Options

TR - Tape & Reel

PD - Parameter Data

TD - Temp. Data

TG - Temp. Grading

CM - Custom Mark

BLANK - None Req’d.

Temp. Tol.

D ±10 ppm

F ±20 ppm

H ±30 ppm

J ±50 ppm

K ±100 ppm

X Custom

1-800-800-XTAL

[9825]

www.fmi-inc.com

Recommended Resources

Normally closed contact anti-theft alarm circuit diagram

Active filter circuit with fast response

Chopper Stabilized Amplifier

barcode reading circuit

Sawtooth wave generating circuit

Deformed emitter-coupled bistable circuit

Fast Fourier Transform: [i=s]This post was last edited by paulhyde on 2014-9-15 09:10[/i] Fast Fourier Transform...; zhshmzd123654 Electronics Design Contest

The Development of IP DSLAM: Digital Subscriber Line Access Multiplexer (DSLAM) is the local-end equipment of xDSL. With the rapid popularization of xDSL services in the fixed-line market, DSLAM technology is also developing. Thi...; songbo RF/Wirelessly

What NDIS technology should be used to modify the TTL in a received TCP packet?: I hope someone can tell me the key points and precautions....; li32359 Embedded System

Digitally controlled DC regulated power supply: [i=s] This post was last edited by paulhyde on 2014-9-15 03:03 [/i] CNC DC regulated power supply, which has a detailed introduction and is very suitable for competitions...; zhixiongxue Electronics Design Contest

7.4 [Weekly Discussion] Please count the number of 1s in the random numbers: Classic written test questions"Please use C to count the number of 1s in any number of any length."Don’t think this question is simple. It is a classic question in Microsoft’s written test and it is s...; leang521 Integrated technical exchanges

Pull-up and pull-down issues of FPGA download mode configuration pins: Pull-up and pull-down issues of FPGA download mode configuration pinsMSEL[3..0] is configured as as mode msel0, msel2, msel3, pull down to ground, msel1 pull up to power. If no resistor is added: If t...; tianma123 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components