3VN20/9JND3 datasheet, PDF - EEWORLD Datasheet

3VN20/9JND3: DescriptionCard Edge Connector, 40 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Wire Wrap Terminal, #4-40, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size535KB，5 Pages; ManufacturerEaton

Download Datasheet Parametric View All

3VN20/9JND3 Overview

Card Edge Connector, 40 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Wire Wrap Terminal, #4-40, Black Insulator, Receptacle,

Parameter Name	Attribute value
Objectid	1225110289
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	6.6
Other features	NONE
Board mount options	MOUNTING FLANGE
body width	0.37 inch
subject depth	0.61 inch
body length	2.835 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	650VAC V
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	GLASS FILLED PHENOLIC
MIL compliance	YES
Manufacturer's serial number	JND
Plug contact pitch	0.1 inch
Installation option 1	#4-40
Installation option 2	OFFSET
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.08 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	MIL-C-21097
Terminal length	0.57 inch
Terminal pitch	2.54 mm
Termination type	WIRE WRAP
Total number of contacts	40
Evacuation force-minimum value	.278 N

How to access the memory allocated in the wince driver in the application: I have developed a stream interface driver, but I want to share memory between the application and the driver, that is, the memory allocated in the driver can be accessed in the application. I wonder ...; lyang_c Embedded System

Design of power supply circuit for single chip microcomputer: I first planned to provide two power supplies for the microcontroller: one is powered by a battery; the other is a switch power supply. Now it is required that when the switch power supply is connecte...; 0957 MCU

Purgatory Legend-RAM War: Calling and verifying IP core RAM...; 雷北城 FPGA/CPLD

【Altera SoC Experience Tour】High-speed Data Acquisition System Design: [i=s]This post was last edited by chenzhufly on 2015-3-26 00:14[/i] [align=center][size=4][b]Author: chenzhufly QQ[/b][b]: 36886052[/b][/size][/align][align=left][size=4][b]1. Hardware environment[/b]...; chenzhufly FPGA/CPLD

Looking for a Verilog solution?: [color=#FF0000]Timer for competition (with reset button, start/pause button, 4 digital tubes)[/color] Please write it in Verilog language!!!...; jbcfelix Embedded System

Re-understanding of analog ground and digital ground: In order to achieve good anti-interference, we often see ground splitting wiring on PCB boards. However, not all digital circuits and analog circuits must be split on the ground plane. Because this sp...; xiefei FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components