EEWORLDEEWORLDEEWORLD

Part Number

Search

302S41N200MF6E

Description
Ceramic Capacitor, Multilayer, Ceramic, 3000V, 20% +Tol, 20% -Tol, C0G, 30ppm/Cel TC, 0.00002uF, Surface Mount, 1210, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size138KB,2 Pages
ManufacturerJohanson Dielectrics
Environmental Compliance
Download Datasheet Parametric View All

302S41N200MF6E Overview

Ceramic Capacitor, Multilayer, Ceramic, 3000V, 20% +Tol, 20% -Tol, C0G, 30ppm/Cel TC, 0.00002uF, Surface Mount, 1210, CHIP, ROHS COMPLIANT

302S41N200MF6E Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1274383686
package instruction, 1210
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL8.08
capacitance0.00002 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, EMBOSSED, 7 INCH
positive tolerance20%
Rated (DC) voltage (URdc)3000 V
size code1210
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal shapeWRAPAROUND
H
IGH
V
OLTAGE
S
URFACE
M
OUNT
MLCC
S
250 - 6,000 VDC
These high voltage capacitors feature a special internal
electrode design which reduces voltage concentrations by
distributing voltage gradients throughout the entire capacitor.
This unique design also affords increased capacitance values
in a given case size and voltage rating. The capacitors are
designed and manufactured to the general requirement of
EIA198 and are subjected to a 100% electrical testing making
them well suited for a wide variety of telecommunication,
commercial, and industrial applications.
A
PPLICATIONS
• Analog & Digital Modems
• Lighting Ballast Circuits
• DC-DC Converters
• LAN/WAN Interface
• Voltage Multipliers
• Back-lighting Inverters
NOW AVAILABLE
with Polyterm
®
soft termination option for
demanding environments & processes. Visit our website for full details.
C
ASE
S
IZE
JDI /EIA
Inches
L
W
T
E/B
L
W
T
E/B
.080 ±.010
.050 ±.010
.055 Max.
.020 ±.010
.125 ±.010
.062 ±.010
.067 Max.
.020 ±.010
(mm)
(2.03 ±.25)
(1.27 ±.25)
(1.40)
(0.51±.25)
(3.17 ±.25)
(1.57 ±.25)
(1.70)
(0.51±.25)
Rated
Voltage
250
500
630
1000
250
500
630
1000
2000
3000
250
500
630
1000
2000
3000
500
630
1000
2000
3000
4000
5000
6000
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
C
APACITANCE
S
ELECTION
NPO Dielectric
Minimum
Maximum
-
10
10
10
-
10
10
10
10
10
-
10
10
10
10
10
10
10
1.0
1.0
1.0
1.0
1.0
1.0
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
-
680
560
390
-
1500
1200
1000
220
82
-
3900
2700
1800
560
220
4700
3300
2200
820
470
180
75
75
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
X7R Dielectric
Minimum
Maximum
1000
1000
1000
100
1000
1000
1000
100
100
100
1000
1000
1000
100
100
100
1000
1000
100
100
100
100
47
47
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
0.022
0.010
6800
4700
0.068
0.047
0.027
0.018
4700
1000
0.220
0.100
0.056
0.047
3900
2700
0.100
0.068
0.047
8200
3900
2200
1000
100
µF
µF
pF
pF
µF
µF
µF
µF
pF
pF
µF
µF
µF
µF
pF
pF
µF
µF
µF
pF
pF
pF
pF
pF
R15/0805
R18/1206
S41/1210
L
W
T
E/B
.125 ±.010
.095 ±.010
.080 Max.
.020 ±.010
(3.18 ±.25)
(2.41 ±.25)
(2.03)
(0.51±.25)
R29/1808
L
W
T
E/B
.189 ±.010
.080 ±.010
.085 Max.
.020 ±.010
(4.80 ±.25)
(2.03 ±.25)
(2.16)
(0.51±.25)
Available cap. values include these significant retma values and their multiples: 1.0 1.2 1.5 1.8 2.2 2.7 3.3 3.9 4.7 5.6 6.8 8.2
( 1.0 = 1.0, 10, 100, 1000, etc.) Consult factory for non-retma values and sizes or voltages not shown.
6
www.johanson dielectrics.com
Overview of PCB Process DFM Technical Requirements
DFM (Design for Manufacturing) is the core technology of concurrent engineering. Design and manufacturing are the two most important links in the product life cycle. Concurrent engineering is to consi...
中信华 PCB Design
Huawei FPGA Design Process Guide.doc
[i=s]This post was last edited by paulhyde on 2014-9-15 08:55[/i] Huawei FPGA Design Flow Guide.doc...
xiangzi001 Electronics Design Contest
The serial port debugging software on the computer needs to send the protocol to stm32 twice in a row!
The serial port debugging software on the computer needs to send the protocol to stm32 twice in a row! This problem has troubled me for a long time. I wonder if anyone has encountered it and can give ...
冷板凳 stm32/stm8
Working principle of amplifier circuit
We know that the triode can control the current of the collector by controlling the current of the base to achieve the purpose of amplification. The amplifier circuit uses this characteristic of the t...
rain Analog electronics
Can't use sqrt() function on msp430g2553?
只要一用那个函数就报错 ./lnk_msp430g2553.cmd", line 56: error #10099-D: program will not fit intoavailable memory.run placement with alignment fails for section ".bss"size 0x302 .Available memory ranges:RAMsize:...
baokeyu Microcontroller MCU
【SensorTag】Bluetooth Life Elf Project Submission
[align=left] [/align][align=left]Since I got the SensorTag sensor component, I submitted my own solution: Bluetooth Life Wizard. [/align][align=left]At the beginning, the progress was very smooth. I l...
dwwzl Wireless Connectivity

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 215  1942  1148  1951  2238  5  40  24  46  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号