5962R9576901TXX datasheet, PDF

Datasheet> All Categories > logic> logic> 5962R9576901TXX

5962R9576901TXX: DescriptionHCT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16; Categorylogic logic; File Size121KB，3 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Parametric Compare View All

5962R9576901TXX Overview

HCT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16

5962R9576901TXX Parametric

Parameter Name	Attribute value
package instruction	,
Reach Compliance Code	unknow
series	HCT
JESD-30 code	R-CDFP-F16
Logic integrated circuit type	J-KBAR FLIP-FLOP
Number of digits	2
Number of functions	2
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	COMPLEMENTARY
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	RECTANGULAR
Package form	FLATPACK
Certification status	Not Qualified
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	FLAT
Terminal location	DUAL
total dose	100k Rad(Si) V
Trigger type	POSITIVE EDGE
Base Number Matches	1

Preview

Download Datasheet

View All

HCTS109T

Data Sheet

July 1999

File Number

4624.1

Radiation Hardened Dual JK Flip Flop

Intersil’s Satellite Applications Flow

(SAF) devices are fully

tested and guaranteed to 100kRAD total dose. These QML

Class T devices are processed to a standard ﬂow intended

to meet the cost and shorter lead-time needs of large

volume satellite manufacturers, while maintaining a high

level of reliability.

The Intersil HCTS109T is a Radiation Hardened Dual JK Flip

Flop with set and reset. The ﬂip ﬂop changes state with the

positive transition of the clock (CP1 or CP2).

Features

• QML Class T, Per MIL-PRF-38535

• Radiation Performance

- Gamma Dose (γ) 1 x 10

RAD(Si)

- Latch-Up Free Under Any Conditions

- SEP Effective LET No Upsets: >100 MEV-cm

/mg

- Single Event Upset (SEU) Immunity < 2 x 10

-9

Errors/Bit-Day (Typ)

• 3 Micron Radiation Hardened SOS CMOS

• Signiﬁcant Power Reduction Compared to LSTTL ICs

• DC Operating Voltage Range: 4.5V to 5.5V

• LSTTL Input Logic Compatibility

- V

= 0.8V Max

- V

= V

CC/2

Min

• Input Current Levels Ii

≤

5mA at V

, V

Speciﬁcations

Speciﬁcations for Rad Hard QML devices are controlled by

the Defense Supply Center in Columbus (DSCC). The SMD

numbers listed below must be used when ordering.

Detailed Electrical Speciﬁcations for the HCTS109T are

contained in SMD 5962-95769.

A “hot-link” is provided from

our website for downloading.

www.intersil.com/spacedefense/newsafclasst.asp

Intersil’s Quality Management Plan (QM Plan), listing all

Class T screening operations, is also available on our

website.

www.intersil.com/quality/manuals.asp

Pinouts

HCTS109T (SBDIP), CDIP2-T16

TOP VIEW

16 V

15 R2

14 J2

13 K2

12 CP2

11 S2

10 Q2

9 Q2

Ordering Information

ORDERING

NUMBER

5962R9576901TEC

5962R9576901TXC

PART

NUMBER

HCTS109DTR

HCTS109KTR

TEMP.

RANGE

(

-55 to 125

CP1

GND

NOTE:

Minimum order quantity for -T is 150 units through

distribution, or 450 units direct.

CP1

GND

HCTS109T (FLATPACK), CDFP4-F16

TOP VIEW

CP2

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

www.intersil.com or 407-727-9207

Intersil Corporation 1999

Satellite Applications Flow™ (SAF) is a trademark of Intersil Corporation.

5962R9576901TXX Related Products

	5962R9576901TXX	5962R9576901TEX
Description	HCT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16	HCT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16
Reach Compliance Code	unknow	unknown
series	HCT	HCT
JESD-30 code	R-CDFP-F16	R-CDIP-T16
Logic integrated circuit type	J-KBAR FLIP-FLOP	J-KBAR FLIP-FLOP
Number of digits	2	2
Number of functions	2	2
Number of terminals	16	16
Maximum operating temperature	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
Package shape	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	IN-LINE
Certification status	Not Qualified	Not Qualified
Maximum supply voltage (Vsup)	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V
surface mount	YES	NO
technology	CMOS	CMOS
Temperature level	MILITARY	MILITARY
Terminal form	FLAT	THROUGH-HOLE
Terminal location	DUAL	DUAL
total dose	100k Rad(Si) V	100k Rad(Si) V
Trigger type	POSITIVE EDGE	POSITIVE EDGE
Base Number Matches	1	1

Recommended Resources

Solid state relay controlled forward and reverse starting circuit

Amplifier for bridge sensor

ZF three-phase motor commutation component reversible motor circuit

Double transformer transistor inverter power circuit

video enhancer circuit

Gas sensor and its circuit

[KW41Z Design Contest] Analyze the BLE project structure based on MCUXpresso project: The competition schedule is more than halfway through, and the progress seems to be stretched to the neck. Thanks to Brother Lemon for calling to wake me up. I feel that if I don't post anymore, I sho...; shinykongcn NXP MCU

FLY-BY topology, how is the impedance discontinuous?: Compared with the T topology, fly-by is more advantageous in transmitting higher-speed signals. Of course, fly-by is not perfect. It also has many defects. For example, when using fly-by, there is a d...; edadoc PCB Design

TI trip to the United States - Day 2: [i=s]This post was last edited by paulhyde on 2014-9-15 03:36[/i] [align=left][color=rgb(0,0,0)]Today is the second and last day in Dallas, so the schedule is not as tight as before. First, we visited...; luo394602370 Electronics Design Contest

Clone BSP: When I use VS2005 to make a kernel image for WinCE6.0, I select "File" -> "New Project" -> select "Platform Builder for CE6.0", enter the name "MyFirstOSDesign", and after confirming, an error dialog ...; 813128 Embedded System

14 commonly used basic circuit formulas & conversions: 1. Ohm's law calculationCalculate the relationship between current, voltage, resistance, and power in a resistive circuit.Ohm's Law Explained Ohm's law explains the relationship between voltage, curre...; btty038 RF/Wirelessly

　　SM5865CM digital-to-analog converter with S/N up to 120dB: Figure 1 is the block diagram of the SM5865CM. Figure 2 is its pinout. The function description of each pin is listed in Table 1, where IP is the pull-up terminal. 　　3 Applications of SM5864　　The PCM ...; fighting Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components