EEWORLDEEWORLDEEWORLD

Part Number

Search

SM30-18-5.0M-30D1CC

Description
Parallel - Fundamental Quartz Crystal, 5MHz Nom, SMD, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size993KB,7 Pages
ManufacturerPletronics
Environmental Compliance
Download Datasheet Parametric View All

SM30-18-5.0M-30D1CC Overview

Parallel - Fundamental Quartz Crystal, 5MHz Nom, SMD, 2 PIN

SM30-18-5.0M-30D1CC Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid2062873205
package instructionSMD, 2 PIN
Reach Compliance Codecompliant
YTEOL6.55
Other featuresAT CUT; TR, 7/10/13 INCH
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.001%
frequency tolerance30 ppm
JESD-609 codee3/e1
load capacitance18 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency5 MHz
Maximum operating temperature50 °C
Minimum operating temperature
physical sizeL11.60XB5.0XH3.5 (mm)/L0.457XB0.197XH0.138 (inch)
Series resistance130 Ω
surface mountYES
SM25 / SM30 / SM42 Series
Miniature SMD Crystal
November 2018
• The Pletronics’ SM42 Series is a m iniature
surface m ount crystal
• The package is ideal for autom ated surface
m ount assem bly and reflow practices.
• Tape and Reel packaging
• 3 MHz to 70 MHz
• AT Cut Crystal
• SM42: 4.7 x 13.5 x 4.6 m m
SM30: 4.7 x 13.5 x 3.5 m m
SM25: 4.7 x 13.5 x 2.9 m m
Pletronics Inc. certifies this device is in accordance with the
RoHS (2011/65/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadm ium , Hexavalent Chrom ium , Lead (<1000 ppm ), Mercury, PBB’s, PBDE’s
W eight of the Device: 0.62 gram s
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
Max
70
-
-
150
130
100
90
80
70
60
50
40
-
-
-
-
Drive Level
Shunt Capacitance
Aging
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-55
-55
30
100
80
60
1
7
+5
+125
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm /Yr
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for available
options
3 to 4 MHz
4 to 5 MHz
5 to 6 MHz
6 to 7 MHz
7 to 9 MHz
9 to10 MHz
SM42
SM30/SM42
SM30/SM42
SM30/SM42
SM30/SM42
SM25/SM30/SM42
Fundamental
10 to 13 MHz SM25/SM30/SM42
13 to 15 MHz SM25/SM30/SM42
15 to 27 MHz SM25/SM30/SM42
27 to 36 MHz SM25/SM30/SM42
27 to 32 MHz SM25/SM30/SM42
32 to 50 MHz SM25/SM30/SM42
50 to 70 MHz SM25/SM30/SM42
use 100 µW for testing
Pad to Pad capacitance
at +25
o
C _ 3
o
C
+
see table on page 3 for available options
3
rd
Overtone
C
C
P roduct inform ation is current as of publication date. T he product conform s
to specifications per the term s of the P letronics lim ited warranty. Production
processsing does not necessarily include testing of all param eters.
Copyright © 2018, Pletronics Inc.
C2000 Piccolo LaunchPad 之controlSUITE
According to TI's introduction, I know that all the routines of C2000 are in controlSUITE. You can download the software in the C2000 column of TI website. [url=http://www.ti.com/lsds/ti/microcontroll...
ddllxxrr Microcontroller MCU
LC Oscillator Circuit Analysis
[backcolor=rgb(239, 245, 249)][size=14px]The purpose of the circuit should be to generate a small sinusoidal current on the collector of Q2, and then output it to the next stage of transistor/op amp f...
jplzl10000 Analog electronics
Equivalent circuit diagram of analog filter
Can the analog filters we often talk about be equivalent to series or parallel circuits of capacitors and inductors?...
secondlife110 RF/Wirelessly
How to stop WINCE from booting?
I got a board from my friend. There is already a program on his board. The program runs automatically as soon as the computer is turned on, and runs in full screen. I can't exit the program no matter ...
神童一休 Embedded System
Xilinx FPGA Design Advanced (Advanced Edition)
...
至芯科技FPGA大牛 FPGA/CPLD
About the update of Verilog state machine
I have just started to learn FPGA, and I would like to ask a question about state machine from Verilog master. A common way to write state machine in Verilog is always @(posedge clk, negedge reset) be...
liluchang1993 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1937  798  1745  641  1372  39  17  36  13  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号