EEWORLDEEWORLDEEWORLD

Part Number

Search

10ER33

Description
filter power line emi 10a wire
CategoryModule/solution   
File Size249KB,1 Pages
ManufacturerCurtis Industries
Download Datasheet Parametric View All

10ER33 Overview

filter power line emi 10a wire

10ER33 Parametric

Parameter NameAttribute value
Datasheets
ER Series
Product Photos
02ER11, 06ER11, 10ER33
Standard Package40
CategoryFilters
FamilyPower Line Filter Modules
Filter TypeSingle Phase
ConfiguratiTwo Stage
Voltage - Rated DC-
Voltage - Rated AC250V
Curre10A
Frequency - Operating50 ~ 60Hz
Mounting TypeChassis
Termination StyleWire Leads
ApplicationsGeneral Purpose
ApprovalsCSA, UL, VDE
Operating Temperature-
Voltage - Rated AC (Phase to Ground/Neutral)-
Voltage - Rated AC (Phase to Phase)-
Other Names364-1039
KDE 3D Desktop on Windows
This is a small software that simulates the KDE 3D desktop under Linux. It is very beautiful. Here is its effect...
wuquan-1230 Talking
Oversampling technology improves ADXL345 output resolution
I have always wanted to use the 345 gyroscope. I will definitely play with it before this year when I have time. This document is good....
youluo ADI Reference Circuit
Let's learn 6638 together Progress revealed + pictures
[b]Next post, (2) Let's learn MSP430F6638 together - GPIO basics[/b] I'm almost done, I'll update it once a week, and I'll post it on time this Saturday. Now I suddenly realized that writing this is q...
jqh_111 Microcontroller MCU
I encountered a problem when downloading the msp430 program.
MSP430: GEL: Encountered a problem loading file: D:\MSP430_LaunchPad\Workspace\capacitance\Debug\capacitance.out Could not open file The above is the error message when downloading... What is the prob...
小馍头 Microcontroller MCU
Implementation of Embedded RTOS on MSP430 MCU
With the development of information society, information appliances, smart meters and smart security systems have increasingly appeared in people's lives. It can be foreseen that in order to meet peop...
Aguilera Microcontroller MCU
Compile but problem
module sele1of2(a,b,out,sele);input a,b,sele;output out;case(sele)0:~out=a;1:~out=b;endcaseendmodule编译提示verilog HDL syntax ereor: case<-;...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2671  1123  2346  1931  1265  54  23  48  39  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号