EEWORLDEEWORLDEEWORLD

Part Number

Search

8523BGLF

Description
IC clk buffer 2:4 650mhz 20tssop
Categorysemiconductor    Analog mixed-signal IC   
File Size456KB,17 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet Parametric Compare View All

8523BGLF Overview

IC clk buffer 2:4 650mhz 20tssop

8523BGLF Parametric

Parameter NameAttribute value
Datasheets
ICS8523
Product Photos
20-TSSOP
Standard Package74
CategoryIntegrated Circuits (ICs)
FamilyClock/Timing - Clock Buffers, Drivers
PackagingTube
TypeFanout Buffer (Distribution), Multiplexe
Number of Circuits1
Ratio - InpuOutpu
Differential - InpuOutpu
InpuCML, HCSL, HSTL, LVDS, LVHSTL, LVPECL, SSTL
OutpuHSTL
Frequency - Max650MHz
Voltage - Supply3.135 V ~ 3.465 V
Operating Temperature0°C ~ 70°C
Mounting TypeSurface Mou
Package / Case20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package20-TSSOP
Other Names800-2392-5ICS8523BGLFICS8523BGLF-ND
DATA SHEET
LOW SKEW,
BUFFER
Integrated
1-TO-4 DIFFERENTIAL-TO-HSTL
Circuit
Systems, Inc.
L
OW
S
KEW
, 1-
TO
-4
D
IFFERENTIAL
-
TO
-HSTL F
ANOUT
B
UFFER
FANOUT
ICS8523
ICS8523
G
ENERAL
D
ESCRIPTION
The ICS8523 is a low skew, high perfor-
mance 1-to-4 Differential-to-HSTL fanout buffer
HiPerClockS™
and a member of the HiPerClockS™ family of High
Performance Clock Solutions from ICS. The
ICS8523 has two selectable clock inputs. The
CLK, nCLK pair can accept most standard differential input
levels. The PCLK, nPCLK pair can accept LVPECL, CML, or
SSTL input levels. The clock enable is internally synchronized
to eliminate runt pulses on the outputs during asynchronous
assertion/deassertion of the clock enable pin.
F
EATURES
4 differential HSTL compatible outputs
Selectable diffferential CLK, nCLK or LVPECL clock inputs
CLK, nCLK pair can accept the following differential
input levels: LVDS, LVPECL, HSTL, SSTL, HCSL
PCLK, nPCLK supports the following input types:
LVPECL, CML, SSTL
Maximum output frequency: 650MHz
Translates any single-ended input signal to HSTL
levels with resistor bias on nCLK input
Output skew: 30ps (maximum)
Part-to-part skew: 200ps (maximum)
Propagation delay: 1.6ns (maximum)
3.3V core, 1.8V output operating supply
0°C to 70°C ambient operating temperature
Lead-Free package available
Industrial temperature information available upon request
ICS
Guaranteed output and part-to-part skew characteristics
make the ICS8523 ideal for those applications demanding
well defined performance and repeatability.
B
LOCK
D
IAGRAM
CLK_EN
D
Q
LE
CLK
nCLK
PCLK
nPCLK
0
1
Q0
nQ0
Q1
nQ1
Q2
nQ2
Q3
nQ3
P
IN
A
SSIGNMENT
GND
CLK_EN
CLK_SEL
CLK
nCLK
PCLK
nPCLK
nc
nc
V
DD
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
Q0
nQ0
V
DDO
Q1
nQ1
Q2
nQ2
V
DDO
Q3
nQ3
CLK_SEL
ICS8523
20-Lead TSSOP
6.5mm x 4.4mm x 0.92mm body package
G Package
Top View
8523BG
www.icst.com/products/hiperclocks.html
1
REV. D SEPTEMBER 13, 2004
IDT™ / ICS™
LOW SKEW, 1-TO-4 DIFFERENTIAL-TO-HSTL FANOUT BUFFER
1
ICS8523

8523BGLF Related Products

8523BGLF 8523BGLFT
Description IC clk buffer 2:4 650mhz 20tssop IC clk buffer 2:4 650mhz 20tssop
Can timers T0 and T1 run in different modes?
Can timers T0 and T1 run in different modes? If so, how to set TMOD? For example, T0 is in mode 1 and T1 is in mode 2....
来无影 Embedded System
The problems encountered in PID regulation, please give me some advice from experts.
[i=s] This post was last edited by dontium on 2015-1-23 13:26 [/i] I made a speed + current double closed loop PID control program, with speed outer loop and current inner loop. When adjusting the dou...
happyrun Analogue and Mixed Signal
A new generation of choreographers learns programming to teach robots to “dance”
What is it like to choreograph for a robot? In Huang Yi's eyes, the robot named "Kuka" has breathing and temperature, and is no different from a puppy, a baby elephant, or a child. Three years ago, th...
azhiking Robotics Development
How to add external interrupt to control the LED to be all on and all off? How to modify the program? Thank you.
#include#includevoid delay(void){unsigned int a,b;for(a=0;a1000;a++)for(b=0;b500;b++);}void init(void){DDRA=0XFF; //output mode PORTA=0XFF;DDRD=0; //input mode PORTD=0XFF;MCUCR |=0X02; //falling edge ...
cc2513685 Microchip MCU
Questions about op amp TIA circuit
This kind of current amplifier circuit can only satisfy the above conversion relationship for current sources with very large output impedance. If the output impedance of the current source is not hig...
sfcsdc Analog electronics
How to modify the BSP package of CE.net to add the function of permanently saving files.
There is a development board that can be synchronized with ActiveSync. I copied the program to it, but when I powered it on again, the program was gone! I want to know how to modify the BSP package of...
gxlzhhtx Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2554  2322  1546  1253  1365  52  47  32  26  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号