EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3SV75AC-0098CDI

Description
IC osc vcxo 130mhz 6-clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size270KB,19 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet Parametric View All

8N3SV75AC-0098CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3SV75AC-0098CDI - - View Buy Now

8N3SV75AC-0098CDI Overview

IC osc vcxo 130mhz 6-clcc

8N3SV75AC-0098CDI Parametric

Parameter NameAttribute value
Datasheets
IDT8N3SV75
FemtoClock®
NG Ordering Guide
PCN Assembly/Origi
Passivation Thickness 12/Sep/2013
Standard Package364
CategoryIntegrated Circuits (ICs)
FamilyClock/Timing - Programmable Timers and Oscillators
PackagingTray
TypeVCXO
Cou-
Frequency130MHz
Voltage - Supply3.135 V ~ 3.465 V
Current - Supply130mA
Operating Temperature-40°C ~ 85°C
Package / Case6-CLCC
Supplier Device Package6-CLCC (7x5)
Mounting TypeSurface Mou
Other NamesIDT8N3SV75AC-0098CDIIDT8N3SV75AC-0098CDI-ND
LVPECL Frequency-Programmable VCXO
IDT8N3SV75
DATASHEET
General Description
The IDT8N3SV75 is a LVPECL Frequency-Programmable VCXO
with very flexible frequency and pull-range programming capabilities.
The device uses IDT’s fourth generation FemtoClock
®
NG
technology for an optimum of high clock frequency and low phase
noise performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm
x 1.55mm package.
The device can be factory-programmed to any frequency in the
range of 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz
to the very high degree of frequency precision of 218Hz or better.
The extended temperature range supports wireless infrastructure,
telecommunication and networking end equipment requirements.
Features
Fourth generation FemtoClock
®
NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Frequency programming resolution is 218Hz and better
Factory-programmable VCXO pull range and control voltage
polarity
Absolute pull range (APR) programmable from typical ±4.5 to
±754.5ppm
One 2.5V/3.3V LVPECL clock output
Output enable control input, LVCMOS/LVTTL compatible
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.5ps (typical),
2.5V or 3.3V supply voltage
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm
package
Block Diagram
Pin Assignment
VC
1
2
3
6
5
4
V
CC
nQ
Q
OE
OSC
114.285 MHz
2
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
V
EE
÷MINT,
MFRAC
7
VC
A/D
IDT8N3SV75
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
7
25
Configuration Register (ROM)
(Frequency, Pull-range, Polarity)
OE
Pullup
IDT8N3SV75CCD REVISION A NOVEMBER 19, 2013
1
©2013 Integrated Device Technology, Inc.
Hefei area recruits embedded software engineers
Qualifications: Bachelor's degree in embedded, computer, or electronics. Graduates, those with work experience, and those with embedded-related certificates are preferred. CET-4 or above, CET-6 or abo...
1212587 Embedded System
I want to implement the balloon prompt function in the Wince system tray. Please give me some advice.
As the title says, why is there no prompt message when the mouse moves over the tray icon?...
汪园园 Embedded System
Linux kernel complete analysis based on 0.12 kernel txt download
Complete analysis of the Linux kernel based on the 0.12 kernel Zhao Jiong's 200901 txt doc pdf download address if anyone has a link please thank you ha hehe...
至尊宝520 Linux and Android
Debugging issues with Simple socket server routines in nios 13.0
Recently, I followed some related routines on the Internet and debugged the three-speed Ethernet in nios. I used the 100M rgmii interface, but I couldn't get it to work for many days. The print inform...
hy_ever FPGA/CPLD
Discuss "Project Manager's Job Responsibilities"
Project Manager: What are the responsibilities of a project manager responsible for the development of new products? How is he evaluated? How is he motivated?...
eeleader Talking about work
I would like to ask about the use of PowerPC 405 cores embedded in Xilinx FPGA
The development board I have is the xupv2p development board of the v2pro chip of Xilinx. The chip is embedded with PowerPC405 cores; there is a DEBUG 16-pin interface on the development board. I woul...
zqzq501311 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2901  89  1468  2220  1560  59  2  30  45  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号